Skip to content

Commit 6071b76

Browse files
committed
add 32 bit implementation
1 parent 1b9a17a commit 6071b76

File tree

1 file changed

+6
-3
lines changed

1 file changed

+6
-3
lines changed

llvm/lib/Target/PowerPC/PPCInstrFuture.td

Lines changed: 6 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -308,9 +308,12 @@ let Predicates = [IsISAFuture] in {
308308
defm SUBFUS : XOForm_RTAB5_L1r<31, 72, (outs g8rc:$RT),
309309
(ins g8rc:$RA, g8rc:$RB, u1imm:$L), "subfus",
310310
"$RT, $L, $RA, $RB", []>;
311-
def MTLPL : XForm_RBS5<31, 275, (outs), (ins g8rc:$RB, g8rc:$RS),
312-
"mtlpl $RB, $RS", IIC_SprMTSPR, []>,
313-
Requires<[IsPPC64]>;
311+
def MTLPL : XForm_RBS5<31, 275, (outs), (ins gprc:$RB, gprc:$RS),
312+
"mtlpl $RB, $RS", IIC_SprMTSPR, []>;
313+
let Interpretation64Bit = 1, isCodeGenOnly = 1 in {
314+
def MTLPL8 : XForm_RBS5<31, 275, (outs), (ins g8rc:$RB, g8rc:$RS),
315+
"mtlpl $RB, $RS", IIC_SprMTSPR, []>, isPPC64;
316+
}
314317
}
315318

316319
let Predicates = [HasVSX, IsISAFuture] in {

0 commit comments

Comments
 (0)