Skip to content

Commit 61bc3e0

Browse files
committed
formatting
1 parent 87f432c commit 61bc3e0

File tree

1 file changed

+3
-4
lines changed

1 file changed

+3
-4
lines changed

llvm/lib/Transforms/Vectorize/VectorCombine.cpp

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -721,8 +721,7 @@ bool VectorCombine::foldInsExtFNeg(Instruction &I) {
721721
// one element
722722
unsigned NumDstElts = DstVecTy->getNumElements();
723723
unsigned NumSrcElts = SrcVecTy->getNumElements();
724-
if (ExtIdx > NumSrcElts || InsIdx >= NumDstElts ||
725-
NumDstElts == 1)
724+
if (ExtIdx > NumSrcElts || InsIdx >= NumDstElts || NumDstElts == 1)
726725
return false;
727726

728727
// We are inserting the negated element into the same lane that we extracted
@@ -743,8 +742,8 @@ bool VectorCombine::foldInsExtFNeg(Instruction &I) {
743742

744743
InstructionCost NewCost =
745744
TTI.getArithmeticInstrCost(Instruction::FNeg, SrcVecTy, CostKind) +
746-
TTI.getShuffleCost(TargetTransformInfo::SK_PermuteTwoSrc, DstVecTy, DstVecTy, Mask,
747-
CostKind);
745+
TTI.getShuffleCost(TargetTransformInfo::SK_PermuteTwoSrc, DstVecTy,
746+
DstVecTy, Mask, CostKind);
748747

749748
bool NeedLenChg = SrcVecTy->getNumElements() != NumDstElts;
750749
// If the lengths of the two vectors are not equal,

0 commit comments

Comments
 (0)