@@ -124,8 +124,8 @@ define double @test_pow_fast_f64__integral_y(double %x, i32 %y.i) {
124
124
; CHECK-NEXT: v_writelane_b32 v43, s35, 3
125
125
; CHECK-NEXT: v_writelane_b32 v43, s36, 4
126
126
; CHECK-NEXT: v_writelane_b32 v43, s37, 5
127
- ; CHECK-NEXT: v_writelane_b32 v43, s46 , 6
128
- ; CHECK-NEXT: v_writelane_b32 v43, s47 , 7
127
+ ; CHECK-NEXT: v_writelane_b32 v43, s38 , 6
128
+ ; CHECK-NEXT: v_writelane_b32 v43, s39 , 7
129
129
; CHECK-NEXT: s_addk_i32 s32, 0x800
130
130
; CHECK-NEXT: v_writelane_b32 v43, s48, 8
131
131
; CHECK-NEXT: v_writelane_b32 v43, s49, 9
@@ -152,7 +152,7 @@ define double @test_pow_fast_f64__integral_y(double %x, i32 %y.i) {
152
152
; CHECK-NEXT: s_mov_b32 s53, s12
153
153
; CHECK-NEXT: s_mov_b64 s[34:35], s[10:11]
154
154
; CHECK-NEXT: s_mov_b64 s[36:37], s[8:9]
155
- ; CHECK-NEXT: s_mov_b64 s[46:47 ], s[6:7]
155
+ ; CHECK-NEXT: s_mov_b64 s[38:39 ], s[6:7]
156
156
; CHECK-NEXT: s_waitcnt lgkmcnt(0)
157
157
; CHECK-NEXT: s_swappc_b64 s[30:31], s[16:17]
158
158
; CHECK-NEXT: v_cvt_f64_i32_e32 v[2:3], v41
@@ -162,7 +162,7 @@ define double @test_pow_fast_f64__integral_y(double %x, i32 %y.i) {
162
162
; CHECK-NEXT: s_load_dwordx2 s[16:17], s[4:5], 0x0
163
163
; CHECK-NEXT: s_mov_b64 s[4:5], s[48:49]
164
164
; CHECK-NEXT: v_mul_f64 v[0:1], v[0:1], v[2:3]
165
- ; CHECK-NEXT: s_mov_b64 s[6:7], s[46:47 ]
165
+ ; CHECK-NEXT: s_mov_b64 s[6:7], s[38:39 ]
166
166
; CHECK-NEXT: s_mov_b64 s[8:9], s[36:37]
167
167
; CHECK-NEXT: s_mov_b64 s[10:11], s[34:35]
168
168
; CHECK-NEXT: s_mov_b32 s12, s53
@@ -184,8 +184,8 @@ define double @test_pow_fast_f64__integral_y(double %x, i32 %y.i) {
184
184
; CHECK-NEXT: v_readlane_b32 s50, v43, 10
185
185
; CHECK-NEXT: v_readlane_b32 s49, v43, 9
186
186
; CHECK-NEXT: v_readlane_b32 s48, v43, 8
187
- ; CHECK-NEXT: v_readlane_b32 s47 , v43, 7
188
- ; CHECK-NEXT: v_readlane_b32 s46 , v43, 6
187
+ ; CHECK-NEXT: v_readlane_b32 s39 , v43, 7
188
+ ; CHECK-NEXT: v_readlane_b32 s38 , v43, 6
189
189
; CHECK-NEXT: v_readlane_b32 s37, v43, 5
190
190
; CHECK-NEXT: v_readlane_b32 s36, v43, 4
191
191
; CHECK-NEXT: v_readlane_b32 s35, v43, 3
@@ -264,8 +264,8 @@ define double @test_powr_fast_f64(double %x, double %y) {
264
264
; CHECK-NEXT: v_writelane_b32 v43, s35, 3
265
265
; CHECK-NEXT: v_writelane_b32 v43, s36, 4
266
266
; CHECK-NEXT: v_writelane_b32 v43, s37, 5
267
- ; CHECK-NEXT: v_writelane_b32 v43, s46 , 6
268
- ; CHECK-NEXT: v_writelane_b32 v43, s47 , 7
267
+ ; CHECK-NEXT: v_writelane_b32 v43, s38 , 6
268
+ ; CHECK-NEXT: v_writelane_b32 v43, s39 , 7
269
269
; CHECK-NEXT: s_addk_i32 s32, 0x800
270
270
; CHECK-NEXT: v_writelane_b32 v43, s48, 8
271
271
; CHECK-NEXT: v_writelane_b32 v43, s49, 9
@@ -291,7 +291,7 @@ define double @test_powr_fast_f64(double %x, double %y) {
291
291
; CHECK-NEXT: s_mov_b32 s53, s12
292
292
; CHECK-NEXT: s_mov_b64 s[34:35], s[10:11]
293
293
; CHECK-NEXT: s_mov_b64 s[36:37], s[8:9]
294
- ; CHECK-NEXT: s_mov_b64 s[46:47 ], s[6:7]
294
+ ; CHECK-NEXT: s_mov_b64 s[38:39 ], s[6:7]
295
295
; CHECK-NEXT: s_waitcnt lgkmcnt(0)
296
296
; CHECK-NEXT: s_swappc_b64 s[30:31], s[16:17]
297
297
; CHECK-NEXT: v_mul_f64 v[0:1], v[40:41], v[0:1]
@@ -300,7 +300,7 @@ define double @test_powr_fast_f64(double %x, double %y) {
300
300
; CHECK-NEXT: s_addc_u32 s5, s5, _Z4exp2d@gotpcrel32@hi+12
301
301
; CHECK-NEXT: s_load_dwordx2 s[16:17], s[4:5], 0x0
302
302
; CHECK-NEXT: s_mov_b64 s[4:5], s[48:49]
303
- ; CHECK-NEXT: s_mov_b64 s[6:7], s[46:47 ]
303
+ ; CHECK-NEXT: s_mov_b64 s[6:7], s[38:39 ]
304
304
; CHECK-NEXT: s_mov_b64 s[8:9], s[36:37]
305
305
; CHECK-NEXT: s_mov_b64 s[10:11], s[34:35]
306
306
; CHECK-NEXT: s_mov_b32 s12, s53
@@ -319,8 +319,8 @@ define double @test_powr_fast_f64(double %x, double %y) {
319
319
; CHECK-NEXT: v_readlane_b32 s50, v43, 10
320
320
; CHECK-NEXT: v_readlane_b32 s49, v43, 9
321
321
; CHECK-NEXT: v_readlane_b32 s48, v43, 8
322
- ; CHECK-NEXT: v_readlane_b32 s47 , v43, 7
323
- ; CHECK-NEXT: v_readlane_b32 s46 , v43, 6
322
+ ; CHECK-NEXT: v_readlane_b32 s39 , v43, 7
323
+ ; CHECK-NEXT: v_readlane_b32 s38 , v43, 6
324
324
; CHECK-NEXT: v_readlane_b32 s37, v43, 5
325
325
; CHECK-NEXT: v_readlane_b32 s36, v43, 4
326
326
; CHECK-NEXT: v_readlane_b32 s35, v43, 3
@@ -406,8 +406,8 @@ define double @test_pown_fast_f64(double %x, i32 %y) {
406
406
; CHECK-NEXT: v_writelane_b32 v43, s35, 3
407
407
; CHECK-NEXT: v_writelane_b32 v43, s36, 4
408
408
; CHECK-NEXT: v_writelane_b32 v43, s37, 5
409
- ; CHECK-NEXT: v_writelane_b32 v43, s46 , 6
410
- ; CHECK-NEXT: v_writelane_b32 v43, s47 , 7
409
+ ; CHECK-NEXT: v_writelane_b32 v43, s38 , 6
410
+ ; CHECK-NEXT: v_writelane_b32 v43, s39 , 7
411
411
; CHECK-NEXT: s_addk_i32 s32, 0x800
412
412
; CHECK-NEXT: v_writelane_b32 v43, s48, 8
413
413
; CHECK-NEXT: v_writelane_b32 v43, s49, 9
@@ -434,7 +434,7 @@ define double @test_pown_fast_f64(double %x, i32 %y) {
434
434
; CHECK-NEXT: s_mov_b32 s53, s12
435
435
; CHECK-NEXT: s_mov_b64 s[34:35], s[10:11]
436
436
; CHECK-NEXT: s_mov_b64 s[36:37], s[8:9]
437
- ; CHECK-NEXT: s_mov_b64 s[46:47 ], s[6:7]
437
+ ; CHECK-NEXT: s_mov_b64 s[38:39 ], s[6:7]
438
438
; CHECK-NEXT: s_waitcnt lgkmcnt(0)
439
439
; CHECK-NEXT: s_swappc_b64 s[30:31], s[16:17]
440
440
; CHECK-NEXT: v_cvt_f64_i32_e32 v[2:3], v41
@@ -444,7 +444,7 @@ define double @test_pown_fast_f64(double %x, i32 %y) {
444
444
; CHECK-NEXT: s_load_dwordx2 s[16:17], s[4:5], 0x0
445
445
; CHECK-NEXT: s_mov_b64 s[4:5], s[48:49]
446
446
; CHECK-NEXT: v_mul_f64 v[0:1], v[0:1], v[2:3]
447
- ; CHECK-NEXT: s_mov_b64 s[6:7], s[46:47 ]
447
+ ; CHECK-NEXT: s_mov_b64 s[6:7], s[38:39 ]
448
448
; CHECK-NEXT: s_mov_b64 s[8:9], s[36:37]
449
449
; CHECK-NEXT: s_mov_b64 s[10:11], s[34:35]
450
450
; CHECK-NEXT: s_mov_b32 s12, s53
@@ -466,8 +466,8 @@ define double @test_pown_fast_f64(double %x, i32 %y) {
466
466
; CHECK-NEXT: v_readlane_b32 s50, v43, 10
467
467
; CHECK-NEXT: v_readlane_b32 s49, v43, 9
468
468
; CHECK-NEXT: v_readlane_b32 s48, v43, 8
469
- ; CHECK-NEXT: v_readlane_b32 s47 , v43, 7
470
- ; CHECK-NEXT: v_readlane_b32 s46 , v43, 6
469
+ ; CHECK-NEXT: v_readlane_b32 s39 , v43, 7
470
+ ; CHECK-NEXT: v_readlane_b32 s38 , v43, 6
471
471
; CHECK-NEXT: v_readlane_b32 s37, v43, 5
472
472
; CHECK-NEXT: v_readlane_b32 s36, v43, 4
473
473
; CHECK-NEXT: v_readlane_b32 s35, v43, 3
@@ -548,8 +548,8 @@ define double @test_pown_fast_f64_known_even(double %x, i32 %y.arg) {
548
548
; CHECK-NEXT: v_writelane_b32 v42, s35, 3
549
549
; CHECK-NEXT: v_writelane_b32 v42, s36, 4
550
550
; CHECK-NEXT: v_writelane_b32 v42, s37, 5
551
- ; CHECK-NEXT: v_writelane_b32 v42, s46 , 6
552
- ; CHECK-NEXT: v_writelane_b32 v42, s47 , 7
551
+ ; CHECK-NEXT: v_writelane_b32 v42, s38 , 6
552
+ ; CHECK-NEXT: v_writelane_b32 v42, s39 , 7
553
553
; CHECK-NEXT: s_addk_i32 s32, 0x400
554
554
; CHECK-NEXT: v_writelane_b32 v42, s48, 8
555
555
; CHECK-NEXT: v_writelane_b32 v42, s49, 9
@@ -573,7 +573,7 @@ define double @test_pown_fast_f64_known_even(double %x, i32 %y.arg) {
573
573
; CHECK-NEXT: s_mov_b32 s53, s12
574
574
; CHECK-NEXT: s_mov_b64 s[34:35], s[10:11]
575
575
; CHECK-NEXT: s_mov_b64 s[36:37], s[8:9]
576
- ; CHECK-NEXT: s_mov_b64 s[46:47 ], s[6:7]
576
+ ; CHECK-NEXT: s_mov_b64 s[38:39 ], s[6:7]
577
577
; CHECK-NEXT: v_lshlrev_b32_e32 v41, 1, v2
578
578
; CHECK-NEXT: s_waitcnt lgkmcnt(0)
579
579
; CHECK-NEXT: s_swappc_b64 s[30:31], s[16:17]
@@ -584,7 +584,7 @@ define double @test_pown_fast_f64_known_even(double %x, i32 %y.arg) {
584
584
; CHECK-NEXT: s_load_dwordx2 s[16:17], s[4:5], 0x0
585
585
; CHECK-NEXT: s_mov_b64 s[4:5], s[48:49]
586
586
; CHECK-NEXT: v_mul_f64 v[0:1], v[0:1], v[2:3]
587
- ; CHECK-NEXT: s_mov_b64 s[6:7], s[46:47 ]
587
+ ; CHECK-NEXT: s_mov_b64 s[6:7], s[38:39 ]
588
588
; CHECK-NEXT: s_mov_b64 s[8:9], s[36:37]
589
589
; CHECK-NEXT: s_mov_b64 s[10:11], s[34:35]
590
590
; CHECK-NEXT: s_mov_b32 s12, s53
@@ -602,8 +602,8 @@ define double @test_pown_fast_f64_known_even(double %x, i32 %y.arg) {
602
602
; CHECK-NEXT: v_readlane_b32 s50, v42, 10
603
603
; CHECK-NEXT: v_readlane_b32 s49, v42, 9
604
604
; CHECK-NEXT: v_readlane_b32 s48, v42, 8
605
- ; CHECK-NEXT: v_readlane_b32 s47 , v42, 7
606
- ; CHECK-NEXT: v_readlane_b32 s46 , v42, 6
605
+ ; CHECK-NEXT: v_readlane_b32 s39 , v42, 7
606
+ ; CHECK-NEXT: v_readlane_b32 s38 , v42, 6
607
607
; CHECK-NEXT: v_readlane_b32 s37, v42, 5
608
608
; CHECK-NEXT: v_readlane_b32 s36, v42, 4
609
609
; CHECK-NEXT: v_readlane_b32 s35, v42, 3
@@ -689,8 +689,8 @@ define double @test_pown_fast_f64_known_odd(double %x, i32 %y.arg) {
689
689
; CHECK-NEXT: v_writelane_b32 v43, s35, 3
690
690
; CHECK-NEXT: v_writelane_b32 v43, s36, 4
691
691
; CHECK-NEXT: v_writelane_b32 v43, s37, 5
692
- ; CHECK-NEXT: v_writelane_b32 v43, s46 , 6
693
- ; CHECK-NEXT: v_writelane_b32 v43, s47 , 7
692
+ ; CHECK-NEXT: v_writelane_b32 v43, s38 , 6
693
+ ; CHECK-NEXT: v_writelane_b32 v43, s39 , 7
694
694
; CHECK-NEXT: s_addk_i32 s32, 0x800
695
695
; CHECK-NEXT: v_writelane_b32 v43, s48, 8
696
696
; CHECK-NEXT: v_writelane_b32 v43, s49, 9
@@ -716,7 +716,7 @@ define double @test_pown_fast_f64_known_odd(double %x, i32 %y.arg) {
716
716
; CHECK-NEXT: s_mov_b32 s53, s12
717
717
; CHECK-NEXT: s_mov_b64 s[34:35], s[10:11]
718
718
; CHECK-NEXT: s_mov_b64 s[36:37], s[8:9]
719
- ; CHECK-NEXT: s_mov_b64 s[46:47 ], s[6:7]
719
+ ; CHECK-NEXT: s_mov_b64 s[38:39 ], s[6:7]
720
720
; CHECK-NEXT: v_or_b32_e32 v42, 1, v2
721
721
; CHECK-NEXT: s_waitcnt lgkmcnt(0)
722
722
; CHECK-NEXT: s_swappc_b64 s[30:31], s[16:17]
@@ -727,7 +727,7 @@ define double @test_pown_fast_f64_known_odd(double %x, i32 %y.arg) {
727
727
; CHECK-NEXT: s_load_dwordx2 s[16:17], s[4:5], 0x0
728
728
; CHECK-NEXT: s_mov_b64 s[4:5], s[48:49]
729
729
; CHECK-NEXT: v_mul_f64 v[0:1], v[0:1], v[2:3]
730
- ; CHECK-NEXT: s_mov_b64 s[6:7], s[46:47 ]
730
+ ; CHECK-NEXT: s_mov_b64 s[6:7], s[38:39 ]
731
731
; CHECK-NEXT: s_mov_b64 s[8:9], s[36:37]
732
732
; CHECK-NEXT: s_mov_b64 s[10:11], s[34:35]
733
733
; CHECK-NEXT: s_mov_b32 s12, s53
@@ -748,8 +748,8 @@ define double @test_pown_fast_f64_known_odd(double %x, i32 %y.arg) {
748
748
; CHECK-NEXT: v_readlane_b32 s50, v43, 10
749
749
; CHECK-NEXT: v_readlane_b32 s49, v43, 9
750
750
; CHECK-NEXT: v_readlane_b32 s48, v43, 8
751
- ; CHECK-NEXT: v_readlane_b32 s47 , v43, 7
752
- ; CHECK-NEXT: v_readlane_b32 s46 , v43, 6
751
+ ; CHECK-NEXT: v_readlane_b32 s39 , v43, 7
752
+ ; CHECK-NEXT: v_readlane_b32 s38 , v43, 6
753
753
; CHECK-NEXT: v_readlane_b32 s37, v43, 5
754
754
; CHECK-NEXT: v_readlane_b32 s36, v43, 4
755
755
; CHECK-NEXT: v_readlane_b32 s35, v43, 3
0 commit comments