Skip to content

Commit 62fc002

Browse files
[Target] Remove unnecessary casts (NFC) (#152262)
value() already returns uint64_t.
1 parent 71b4f4d commit 62fc002

File tree

3 files changed

+7
-9
lines changed

3 files changed

+7
-9
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 4 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -16289,9 +16289,8 @@ AArch64TargetLowering::LowerWindowsDYNAMIC_STACKALLOC(SDValue Op,
1628916289
Chain = SP.getValue(1);
1629016290
SP = DAG.getNode(ISD::SUB, DL, MVT::i64, SP, Size);
1629116291
if (Align)
16292-
SP =
16293-
DAG.getNode(ISD::AND, DL, VT, SP.getValue(0),
16294-
DAG.getSignedConstant(-(uint64_t)Align->value(), DL, VT));
16292+
SP = DAG.getNode(ISD::AND, DL, VT, SP.getValue(0),
16293+
DAG.getSignedConstant(-Align->value(), DL, VT));
1629516294
Chain = DAG.getCopyToReg(Chain, DL, AArch64::SP, SP);
1629616295
SDValue Ops[2] = {SP, Chain};
1629716296
return DAG.getMergeValues(Ops, DL);
@@ -16328,7 +16327,7 @@ AArch64TargetLowering::LowerWindowsDYNAMIC_STACKALLOC(SDValue Op,
1632816327
SP = DAG.getNode(ISD::SUB, DL, MVT::i64, SP, Size);
1632916328
if (Align)
1633016329
SP = DAG.getNode(ISD::AND, DL, VT, SP.getValue(0),
16331-
DAG.getSignedConstant(-(uint64_t)Align->value(), DL, VT));
16330+
DAG.getSignedConstant(-Align->value(), DL, VT));
1633216331
Chain = DAG.getCopyToReg(Chain, DL, AArch64::SP, SP);
1633316332

1633416333
Chain = DAG.getCALLSEQ_END(Chain, 0, 0, SDValue(), DL);
@@ -16356,7 +16355,7 @@ AArch64TargetLowering::LowerInlineDYNAMIC_STACKALLOC(SDValue Op,
1635616355
SP = DAG.getNode(ISD::SUB, DL, MVT::i64, SP, Size);
1635716356
if (Align)
1635816357
SP = DAG.getNode(ISD::AND, DL, VT, SP.getValue(0),
16359-
DAG.getSignedConstant(-(uint64_t)Align->value(), DL, VT));
16358+
DAG.getSignedConstant(-Align->value(), DL, VT));
1636016359

1636116360
// Set the real SP to the new value with a probing loop.
1636216361
Chain = DAG.getNode(AArch64ISD::PROBED_ALLOCA, DL, MVT::Other, Chain, SP);

llvm/lib/Target/ARM/ARMISelLowering.cpp

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -20784,9 +20784,8 @@ ARMTargetLowering::LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &DAG) const
2078420784
Chain = SP.getValue(1);
2078520785
SP = DAG.getNode(ISD::SUB, DL, MVT::i32, SP, Size);
2078620786
if (Align)
20787-
SP = DAG.getNode(
20788-
ISD::AND, DL, MVT::i32, SP.getValue(0),
20789-
DAG.getSignedConstant(-(uint64_t)Align->value(), DL, MVT::i32));
20787+
SP = DAG.getNode(ISD::AND, DL, MVT::i32, SP.getValue(0),
20788+
DAG.getSignedConstant(-Align->value(), DL, MVT::i32));
2079020789
Chain = DAG.getCopyToReg(Chain, DL, ARM::SP, SP);
2079120790
SDValue Ops[2] = { SP, Chain };
2079220791
return DAG.getMergeValues(Ops, DL);

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -24691,7 +24691,7 @@ SDValue RISCVTargetLowering::lowerDYNAMIC_STACKALLOC(SDValue Op,
2469124691
SP = DAG.getNode(ISD::SUB, dl, XLenVT, SP, Size);
2469224692
if (Align)
2469324693
SP = DAG.getNode(ISD::AND, dl, VT, SP.getValue(0),
24694-
DAG.getSignedConstant(-(uint64_t)Align->value(), dl, VT));
24694+
DAG.getSignedConstant(-Align->value(), dl, VT));
2469524695

2469624696
// Set the real SP to the new value with a probing loop.
2469724697
Chain = DAG.getNode(RISCVISD::PROBED_ALLOCA, dl, MVT::Other, Chain, SP);

0 commit comments

Comments
 (0)