Skip to content

Commit 651e916

Browse files
committed
[RISCV] Add missing CHECK lines for new vsetvli test. NFC
1 parent 8f9d156 commit 651e916

File tree

1 file changed

+7
-0
lines changed

1 file changed

+7
-0
lines changed

llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1042,6 +1042,13 @@ declare <vscale x 4 x i32> @llvm.riscv.vadd.mask.nxv4i32.nxv4i32(
10421042
; AVL can be from a predecessor block, so make sure we extend its live range
10431043
; across blocks.
10441044
define <vscale x 2 x i32> @cross_block_avl_extend(i64 %avl, <vscale x 2 x i32> %a, <vscale x 2 x i32> %b) {
1045+
; CHECK-LABEL: cross_block_avl_extend:
1046+
; CHECK: # %bb.0: # %entry
1047+
; CHECK-NEXT: vsetivli zero, 1, e32, m1, ta, ma
1048+
; CHECK-NEXT: vadd.vv v9, v8, v9
1049+
; CHECK-NEXT: vsetvli zero, a0, e32, m1, ta, ma
1050+
; CHECK-NEXT: vadd.vv v8, v8, v9
1051+
; CHECK-NEXT: ret
10451052
entry:
10461053
; Get the output vl from a vsetvli
10471054
%vl = call i64 @llvm.riscv.vsetvli.i64(i64 %avl, i64 2, i64 0)

0 commit comments

Comments
 (0)