We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1e0d0ec commit 656eee2Copy full SHA for 656eee2
llvm/test/CodeGen/RISCV/rvv/pr107950.ll
@@ -22,5 +22,3 @@ entry:
22
store i32 %1, ptr null, align 4
23
ret void
24
}
25
-
26
-declare <vscale x 4 x i32> @llvm.masked.gather.nxv4i32.nxv4p0(<vscale x 4 x ptr>, i32 immarg, <vscale x 4 x i1>, <vscale x 4 x i32>)
0 commit comments