Skip to content

Commit 66a4556

Browse files
paulwalker-armpaulwalker-arm
committed
Corrected naming of vector.extract intrinsics.
1 parent 9a12fd4 commit 66a4556

File tree

1 file changed

+10
-10
lines changed

1 file changed

+10
-10
lines changed

‎llvm/test/CodeGen/AArch64/sve-insert-vector.ll‎

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -1338,7 +1338,7 @@ define <vscale x 4 x i32> @insert_nxv1i32_nxv4i32_0(<vscale x 4 x i32> %vec, <vs
13381338
; CHECK-NEXT: addvl sp, sp, #1
13391339
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
13401340
; CHECK-NEXT: ret
1341-
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i64.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
1341+
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i32.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
13421342
%retval = call <vscale x 4 x i32> @llvm.vector.insert.nxv4i32.nxv1i32(<vscale x 4 x i32> %vec, <vscale x 1 x i32> %i, i64 0)
13431343
ret <vscale x 4 x i32> %retval
13441344
}
@@ -1362,7 +1362,7 @@ define <vscale x 4 x i32> @insert_nxv1i32_nxv4i32_1(<vscale x 4 x i32> %vec, <vs
13621362
; CHECK-NEXT: addvl sp, sp, #1
13631363
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
13641364
; CHECK-NEXT: ret
1365-
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i64.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
1365+
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i32.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
13661366
%retval = call <vscale x 4 x i32> @llvm.vector.insert.nxv4i32.nxv1i32(<vscale x 4 x i32> %vec, <vscale x 1 x i32> %i, i64 1)
13671367
ret <vscale x 4 x i32> %retval
13681368
}
@@ -1386,7 +1386,7 @@ define <vscale x 4 x i32> @insert_nxv1i32_nxv4i32_2(<vscale x 4 x i32> %vec, <vs
13861386
; CHECK-NEXT: addvl sp, sp, #1
13871387
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
13881388
; CHECK-NEXT: ret
1389-
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i64.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
1389+
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i32.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
13901390
%retval = call <vscale x 4 x i32> @llvm.vector.insert.nxv4i32.nxv1i32(<vscale x 4 x i32> %vec, <vscale x 1 x i32> %i, i64 2)
13911391
ret <vscale x 4 x i32> %retval
13921392
}
@@ -1410,7 +1410,7 @@ define <vscale x 4 x i32> @insert_nxv1i32_nxv4i32_3(<vscale x 4 x i32> %vec, <vs
14101410
; CHECK-NEXT: addvl sp, sp, #1
14111411
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
14121412
; CHECK-NEXT: ret
1413-
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i64.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
1413+
%i = call <vscale x 1 x i32> @llvm.vector.extract.nxv1i32.nxv4i32(<vscale x 4 x i32> %subvec, i64 0)
14141414
%retval = call <vscale x 4 x i32> @llvm.vector.insert.nxv4i32.nxv1i32(<vscale x 4 x i32> %vec, <vscale x 1 x i32> %i, i64 3)
14151415
ret <vscale x 4 x i32> %retval
14161416
}
@@ -1432,7 +1432,7 @@ define <vscale x 2 x float> @insert_nxv1f32_nxv2f32_0(<vscale x 2 x float> %vec,
14321432
; CHECK-NEXT: addvl sp, sp, #1
14331433
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
14341434
; CHECK-NEXT: ret
1435-
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1i64.nxv2f32(<vscale x 2 x float> %subvec, i64 0)
1435+
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1f32.nxv2f32(<vscale x 2 x float> %subvec, i64 0)
14361436
%retval = call <vscale x 2 x float> @llvm.vector.insert.nxv2f32.nxv1f32(<vscale x 2 x float> %vec, <vscale x 1 x float> %i, i64 0)
14371437
ret <vscale x 2 x float> %retval
14381438
}
@@ -1457,7 +1457,7 @@ define <vscale x 2 x float> @insert_nxv1f32_nxv2f32_1(<vscale x 2 x float> %vec,
14571457
; CHECK-NEXT: addvl sp, sp, #1
14581458
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
14591459
; CHECK-NEXT: ret
1460-
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1i64.nxv2f32(<vscale x 2 x float> %subvec, i64 0)
1460+
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1f32.nxv2f32(<vscale x 2 x float> %subvec, i64 0)
14611461
%retval = call <vscale x 2 x float> @llvm.vector.insert.nxv2f32.nxv1f32(<vscale x 2 x float> %vec, <vscale x 1 x float> %i, i64 1)
14621462
ret <vscale x 2 x float> %retval
14631463
}
@@ -1479,7 +1479,7 @@ define <vscale x 4 x float> @insert_nxv1f32_nxv4f32_0(<vscale x 4 x float> %vec,
14791479
; CHECK-NEXT: addvl sp, sp, #1
14801480
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
14811481
; CHECK-NEXT: ret
1482-
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1i64.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
1482+
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1f32.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
14831483
%retval = call <vscale x 4 x float> @llvm.vector.insert.nxv4f32.nxv1f32(<vscale x 4 x float> %vec, <vscale x 1 x float> %i, i64 0)
14841484
ret <vscale x 4 x float> %retval
14851485
}
@@ -1504,7 +1504,7 @@ define <vscale x 4 x float> @insert_nxv1f32_nxv4f32_1(<vscale x 4 x float> %vec,
15041504
; CHECK-NEXT: addvl sp, sp, #1
15051505
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
15061506
; CHECK-NEXT: ret
1507-
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1i64.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
1507+
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1f32.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
15081508
%retval = call <vscale x 4 x float> @llvm.vector.insert.nxv4f32.nxv1f32(<vscale x 4 x float> %vec, <vscale x 1 x float> %i, i64 1)
15091509
ret <vscale x 4 x float> %retval
15101510
}
@@ -1526,7 +1526,7 @@ define <vscale x 4 x float> @insert_nxv1f32_nxv4f32_2(<vscale x 4 x float> %vec,
15261526
; CHECK-NEXT: addvl sp, sp, #1
15271527
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
15281528
; CHECK-NEXT: ret
1529-
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1i64.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
1529+
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1f32.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
15301530
%retval = call <vscale x 4 x float> @llvm.vector.insert.nxv4f32.nxv1f32(<vscale x 4 x float> %vec, <vscale x 1 x float> %i, i64 2)
15311531
ret <vscale x 4 x float> %retval
15321532
}
@@ -1551,7 +1551,7 @@ define <vscale x 4 x float> @insert_nxv1f32_nxv4f32_3(<vscale x 4 x float> %vec,
15511551
; CHECK-NEXT: addvl sp, sp, #1
15521552
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
15531553
; CHECK-NEXT: ret
1554-
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1i64.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
1554+
%i = call <vscale x 1 x float> @llvm.vector.extract.nxv1f32.nxv4f32(<vscale x 4 x float> %subvec, i64 0)
15551555
%retval = call <vscale x 4 x float> @llvm.vector.insert.nxv4f32.nxv1f32(<vscale x 4 x float> %vec, <vscale x 1 x float> %i, i64 3)
15561556
ret <vscale x 4 x float> %retval
15571557
}

0 commit comments

Comments
 (0)