@@ -15,31 +15,31 @@ RasterizerOrderedStructuredBuffer<float> Buf5 : register(u1, space2);
1515// CHECK: %"class.hlsl::ConsumeStructuredBuffer" = type { target("dx.RawBuffer", float, 1, 0) }
1616// CHECK: %"class.hlsl::RasterizerOrderedStructuredBuffer" = type { target("dx.RawBuffer", float, 1, 1) }
1717
18- // CHECK: @Buf = global %"class.hlsl::StructuredBuffer" zeroinitializer , align 4
19- // CHECK: @Buf2 = global %"class.hlsl::RWStructuredBuffer" zeroinitializer , align 4
20- // CHECK: @Buf3 = global %"class.hlsl::AppendStructuredBuffer" zeroinitializer , align 4
21- // CHECK: @Buf4 = global %"class.hlsl::ConsumeStructuredBuffer" zeroinitializer , align 4
22- // CHECK: @Buf5 = global %"class.hlsl::RasterizerOrderedStructuredBuffer" zeroinitializer , align 4
18+ // CHECK: @_ZL3Buf = internal global %"class.hlsl::StructuredBuffer" poison , align 4
19+ // CHECK: @_ZL4Buf2 = internal global %"class.hlsl::RWStructuredBuffer" poison , align 4
20+ // CHECK: @_ZL4Buf3 = internal global %"class.hlsl::AppendStructuredBuffer" poison , align 4
21+ // CHECK: @_ZL4Buf4 = internal global %"class.hlsl::ConsumeStructuredBuffer" poison , align 4
22+ // CHECK: @_ZL4Buf5 = internal global %"class.hlsl::RasterizerOrderedStructuredBuffer" poison , align 4
2323
24- // CHECK: define internal void @_init_resource_Buf ()
25- // CHECK-DXIL: %Buf_h = call target("dx.RawBuffer", float, 0, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_0_0t(i32 0, i32 10, i32 1, i32 0, i1 false)
26- // CHECK-DXIL: store target("dx.RawBuffer", float, 0, 0) %Buf_h , ptr @Buf , align 4
24+ // CHECK: define internal void @_init_resource__ZL3Buf ()
25+ // CHECK-DXIL: [[H:%.*]] = call target("dx.RawBuffer", float, 0, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_0_0t(i32 0, i32 10, i32 1, i32 0, i1 false)
26+ // CHECK-DXIL: store target("dx.RawBuffer", float, 0, 0) [[H]] , ptr @_ZL3Buf , align 4
2727
28- // CHECK: define internal void @_init_resource_Buf2 ()
29- // CHECK-DXIL: %Buf2_h = call target("dx.RawBuffer", float, 1, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_0t(i32 1, i32 5, i32 1, i32 0, i1 false)
30- // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 0) %Buf2_h , ptr @Buf2 , align 4
28+ // CHECK: define internal void @_init_resource__ZL4Buf2 ()
29+ // CHECK-DXIL: [[H:%.*]] = call target("dx.RawBuffer", float, 1, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_0t(i32 1, i32 5, i32 1, i32 0, i1 false)
30+ // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 0) [[H]] , ptr @_ZL4Buf2 , align 4
3131
32- // CHECK: define internal void @_init_resource_Buf3 ()
33- // CHECK-DXIL: %Buf3_h = call target("dx.RawBuffer", float, 1, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_0t(i32 0, i32 3, i32 1, i32 0, i1 false)
34- // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 0) %Buf3_h , ptr @Buf3 , align 4
32+ // CHECK: define internal void @_init_resource__ZL4Buf3 ()
33+ // CHECK-DXIL: [[H:%.*]] = call target("dx.RawBuffer", float, 1, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_0t(i32 0, i32 3, i32 1, i32 0, i1 false)
34+ // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 0) [[H]] , ptr @_ZL4Buf3 , align 4
3535
36- // CHECK: define internal void @_init_resource_Buf4 ()
37- // CHECK-DXIL: %Buf4_h = call target("dx.RawBuffer", float, 1, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_0t(i32 0, i32 4, i32 1, i32 0, i1 false)
38- // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 0) %Buf4_h , ptr @Buf4 , align 4
36+ // CHECK: define internal void @_init_resource__ZL4Buf4 ()
37+ // CHECK-DXIL: [[H:%.*]] = call target("dx.RawBuffer", float, 1, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_0t(i32 0, i32 4, i32 1, i32 0, i1 false)
38+ // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 0) [[H]] , ptr @_ZL4Buf4 , align 4
3939
40- // CHECK: define internal void @_init_resource_Buf5 ()
41- // CHECK-DXIL: %Buf5_h = call target("dx.RawBuffer", float, 1, 1) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_1t(i32 2, i32 1, i32 1, i32 0, i1 false)
42- // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 1) %Buf5_h , ptr @Buf5 , align 4
40+ // CHECK: define internal void @_init_resource__ZL4Buf5 ()
41+ // CHECK-DXIL: [[H:%.*]] = call target("dx.RawBuffer", float, 1, 1) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_f32_1_1t(i32 2, i32 1, i32 1, i32 0, i1 false)
42+ // CHECK-DXIL: store target("dx.RawBuffer", float, 1, 1) [[H]] , ptr @_ZL4Buf5 , align 4
4343
4444// CHECK: define linkonce_odr void @_ZN4hlsl16StructuredBufferIfEC2Ev(ptr noundef nonnull align 4 dereferenceable(4) %this)
4545// CHECK-NEXT: entry:
@@ -52,8 +52,8 @@ RasterizerOrderedStructuredBuffer<float> Buf5 : register(u1, space2);
5252// CHECK-NEXT: entry:
5353
5454// CHECK: define internal void @_GLOBAL__sub_I_StructuredBuffers_constructors.hlsl()
55- // CHECK: call void @_init_resource_Buf ()
56- // CHECK: call void @_init_resource_Buf2 ()
57- // CHECK: call void @_init_resource_Buf3 ()
58- // CHECK: call void @_init_resource_Buf4 ()
59- // CHECK: call void @_init_resource_Buf5 ()
55+ // CHECK: call void @_init_resource__ZL3Buf ()
56+ // CHECK: call void @_init_resource__ZL4Buf2 ()
57+ // CHECK: call void @_init_resource__ZL4Buf3 ()
58+ // CHECK: call void @_init_resource__ZL4Buf4 ()
59+ // CHECK: call void @_init_resource__ZL4Buf5 ()
0 commit comments