Skip to content

Commit 69c35fa

Browse files
hahnjotru
authored andcommitted
[RISCV] Re-enable JIT support
Commit 8922adf recently made JITTargetMachineBuilder honor the hasJIT property of the target. LLVM supports just-in-time compilation on RISC-V, so set the flag. Differential Revision: https://reviews.llvm.org/D131617 (cherry picked from commit 940733d)
1 parent b11009f commit 69c35fa

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

llvm/lib/Target/RISCV/TargetInfo/RISCVTargetInfo.cpp

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -21,8 +21,8 @@ Target &llvm::getTheRISCV64Target() {
2121
}
2222

2323
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeRISCVTargetInfo() {
24-
RegisterTarget<Triple::riscv32> X(getTheRISCV32Target(), "riscv32",
25-
"32-bit RISC-V", "RISCV");
26-
RegisterTarget<Triple::riscv64> Y(getTheRISCV64Target(), "riscv64",
27-
"64-bit RISC-V", "RISCV");
24+
RegisterTarget<Triple::riscv32, /*HasJIT=*/true> X(
25+
getTheRISCV32Target(), "riscv32", "32-bit RISC-V", "RISCV");
26+
RegisterTarget<Triple::riscv64, /*HasJIT=*/true> Y(
27+
getTheRISCV64Target(), "riscv64", "64-bit RISC-V", "RISCV");
2828
}

0 commit comments

Comments
 (0)