@@ -7973,11 +7973,11 @@ define <8 x i16> @test_x86_vcvtps2ph_128(<4 x float> %a0, i8 %mask, <8 x i16> %s
79737973; CHECK-NEXT: [[TMP13:%.*]] = sext <8 x i1> [[TMP12]] to <8 x i16>
79747974; CHECK-NEXT: [[TMP14:%.*]] = select <8 x i1> [[TMP11]], <8 x i16> [[TMP13]], <8 x i16> zeroinitializer
79757975; CHECK-NEXT: [[_MSCMP2:%.*]] = icmp ne i8 [[TMP2]], 0
7976- ; CHECK-NEXT: br i1 [[_MSCMP2]], label %[[BB15 :.*]], label %[[BB16 :.*]], !prof [[PROF1]]
7977- ; CHECK: [[BB15 ]]:
7976+ ; CHECK-NEXT: br i1 [[_MSCMP2]], label %[[BB8 :.*]], label %[[BB9 :.*]], !prof [[PROF1]]
7977+ ; CHECK: [[BB8 ]]:
79787978; CHECK-NEXT: call void @__msan_warning_noreturn() #[[ATTR6]]
79797979; CHECK-NEXT: unreachable
7980- ; CHECK: [[BB16 ]]:
7980+ ; CHECK: [[BB9 ]]:
79817981; CHECK-NEXT: [[RES2:%.*]] = call <8 x i16> @llvm.x86.avx512.mask.vcvtps2ph.128(<4 x float> [[A0]], i32 10, <8 x i16> zeroinitializer, i8 [[MASK]])
79827982; CHECK-NEXT: [[TMP17:%.*]] = shufflevector <4 x i32> [[TMP1]], <4 x i32> zeroinitializer, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
79837983; CHECK-NEXT: [[TMP18:%.*]] = trunc i8 [[MASK]] to i4
@@ -7987,11 +7987,11 @@ define <8 x i16> @test_x86_vcvtps2ph_128(<4 x float> %a0, i8 %mask, <8 x i16> %s
79877987; CHECK-NEXT: [[TMP22:%.*]] = sext <8 x i1> [[TMP21]] to <8 x i16>
79887988; CHECK-NEXT: [[TMP23:%.*]] = select <8 x i1> [[TMP20]], <8 x i16> [[TMP22]], <8 x i16> [[TMP3]]
79897989; CHECK-NEXT: [[_MSCMP6:%.*]] = icmp ne i8 [[TMP2]], 0
7990- ; CHECK-NEXT: br i1 [[_MSCMP6]], label %[[BB24 :.*]], label %[[BB25 :.*]], !prof [[PROF1]]
7991- ; CHECK: [[BB24 ]]:
7990+ ; CHECK-NEXT: br i1 [[_MSCMP6]], label %[[BB12 :.*]], label %[[BB13 :.*]], !prof [[PROF1]]
7991+ ; CHECK: [[BB12 ]]:
79927992; CHECK-NEXT: call void @__msan_warning_noreturn() #[[ATTR6]]
79937993; CHECK-NEXT: unreachable
7994- ; CHECK: [[BB25 ]]:
7994+ ; CHECK: [[BB13 ]]:
79957995; CHECK-NEXT: [[RES3:%.*]] = call <8 x i16> @llvm.x86.avx512.mask.vcvtps2ph.128(<4 x float> [[A0]], i32 11, <8 x i16> [[SRC]], i8 [[MASK]])
79967996; CHECK-NEXT: [[_MSPROP:%.*]] = or <8 x i16> [[TMP7]], [[TMP14]]
79977997; CHECK-NEXT: [[RES0:%.*]] = add <8 x i16> [[RES1]], [[RES2]]
@@ -8027,22 +8027,22 @@ define <8 x i16> @test_x86_vcvtps2ph_256(<8 x float> %a0, i8 %mask, <8 x i16> %s
80278027; CHECK-NEXT: [[TMP11:%.*]] = sext <8 x i1> [[TMP10]] to <8 x i16>
80288028; CHECK-NEXT: [[TMP12:%.*]] = select <8 x i1> [[TMP9]], <8 x i16> [[TMP11]], <8 x i16> zeroinitializer
80298029; CHECK-NEXT: [[_MSCMP2:%.*]] = icmp ne i8 [[TMP2]], 0
8030- ; CHECK-NEXT: br i1 [[_MSCMP2]], label %[[BB11 :.*]], label %[[BB12 :.*]], !prof [[PROF1]]
8031- ; CHECK: [[BB11 ]]:
8030+ ; CHECK-NEXT: br i1 [[_MSCMP2]], label %[[BB6 :.*]], label %[[BB7 :.*]], !prof [[PROF1]]
8031+ ; CHECK: [[BB6 ]]:
80328032; CHECK-NEXT: call void @__msan_warning_noreturn() #[[ATTR6]]
80338033; CHECK-NEXT: unreachable
8034- ; CHECK: [[BB12 ]]:
8034+ ; CHECK: [[BB7 ]]:
80358035; CHECK-NEXT: [[RES2:%.*]] = call <8 x i16> @llvm.x86.avx512.mask.vcvtps2ph.256(<8 x float> [[A0]], i32 11, <8 x i16> zeroinitializer, i8 [[MASK]])
80368036; CHECK-NEXT: [[TMP16:%.*]] = bitcast i8 [[MASK]] to <8 x i1>
80378037; CHECK-NEXT: [[TMP17:%.*]] = icmp ne <8 x i32> [[TMP1]], zeroinitializer
80388038; CHECK-NEXT: [[TMP18:%.*]] = sext <8 x i1> [[TMP17]] to <8 x i16>
80398039; CHECK-NEXT: [[TMP19:%.*]] = select <8 x i1> [[TMP16]], <8 x i16> [[TMP18]], <8 x i16> [[TMP3]]
80408040; CHECK-NEXT: [[_MSCMP6:%.*]] = icmp ne i8 [[TMP2]], 0
8041- ; CHECK-NEXT: br i1 [[_MSCMP6]], label %[[BB17 :.*]], label %[[BB18 :.*]], !prof [[PROF1]]
8042- ; CHECK: [[BB17 ]]:
8041+ ; CHECK-NEXT: br i1 [[_MSCMP6]], label %[[BB9 :.*]], label %[[BB10 :.*]], !prof [[PROF1]]
8042+ ; CHECK: [[BB9 ]]:
80438043; CHECK-NEXT: call void @__msan_warning_noreturn() #[[ATTR6]]
80448044; CHECK-NEXT: unreachable
8045- ; CHECK: [[BB18 ]]:
8045+ ; CHECK: [[BB10 ]]:
80468046; CHECK-NEXT: [[RES3:%.*]] = call <8 x i16> @llvm.x86.avx512.mask.vcvtps2ph.256(<8 x float> [[A0]], i32 12, <8 x i16> [[SRC]], i8 [[MASK]])
80478047; CHECK-NEXT: [[_MSPROP:%.*]] = or <8 x i16> [[TMP7]], [[TMP12]]
80488048; CHECK-NEXT: [[RES0:%.*]] = add <8 x i16> [[RES1]], [[RES2]]
0 commit comments