Skip to content

Commit 6d42cf8

Browse files
committed
Apply reviewer comments to performFNegCombine
1 parent 176e415 commit 6d42cf8

File tree

1 file changed

+5
-7
lines changed

1 file changed

+5
-7
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 5 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -5291,15 +5291,13 @@ SDValue AMDGPUTargetLowering::performFNegCombine(SDNode *N,
52915291
SDValue Cond = N0.getOperand(0);
52925292
SDValue LHS = N0.getOperand(1);
52935293
SDValue RHS = N0.getOperand(2);
5294-
EVT LHVT = LHS.getValueType();
5295-
EVT RHVT = RHS.getValueType();
5296-
// The regression was limited to i32 v2/i32.
5297-
if (RHVT != MVT::i32 && LHVT != MVT::i32)
5294+
EVT VT = LHS.getValueType();
5295+
if (VT != MVT::i32)
52985296
return SDValue();
52995297

5300-
SDValue LFNeg = DAG.getNode(ISD::FNEG, SL, LHVT, LHS);
5301-
SDValue RFNeg = DAG.getNode(ISD::FNEG, SL, RHVT, RHS);
5302-
SDValue Op = DAG.getNode(Opc, SL, LHVT, Cond, LFNeg, RFNeg);
5298+
SDValue LFNeg = DAG.getNode(ISD::FNEG, SL, VT, LHS);
5299+
SDValue RFNeg = DAG.getNode(ISD::FNEG, SL, VT, RHS);
5300+
SDValue Op = DAG.getNode(Opc, SL, VT, Cond, LFNeg, RFNeg);
53035301
return Op;
53045302
}
53055303
case ISD::BITCAST: {

0 commit comments

Comments
 (0)