Skip to content

Commit 6f2b9c4

Browse files
committed
Address review comment
1 parent 92bb9f5 commit 6f2b9c4

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20787,7 +20787,7 @@ SDValue RISCVTargetLowering::PerformDAGCombine(SDNode *N,
2078720787
/*Mask=*/N->getOperand(4),
2078820788
/*VL=*/N->getOperand(5)};
2078920789

20790-
auto OldMemSD = cast<MemIntrinsicSDNode>(N);
20790+
auto *OldMemSD = cast<MemIntrinsicSDNode>(N);
2079120791
// Match getTgtMemIntrinsic for non-unit stride case
2079220792
EVT MemVT = OldMemSD->getMemoryVT().getScalarType();
2079320793
MachineFunction &MF = DAG.getMachineFunction();

0 commit comments

Comments
 (0)