Skip to content

Commit 6fb7cce

Browse files
code clean up
1 parent d9056e0 commit 6fb7cce

File tree

1 file changed

+3
-2
lines changed

1 file changed

+3
-2
lines changed

llvm/lib/Target/SPIRV/SPIRVBuiltins.cpp

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2432,8 +2432,9 @@ static bool generatePredicatedLoadStoreInst(const SPIRV::IncomingCall *Call,
24322432
MachineRegisterInfo *MRI = MIRBuilder.getMRI();
24332433
// Memory operand is optional and is literal.
24342434
if (ArgSz > 3)
2435-
ImmArgs.push_back(getConstFromIntrinsic(Call->Arguments[/*Literal index*/ 3], MRI));
2436-
2435+
ImmArgs.push_back(
2436+
getConstFromIntrinsic(Call->Arguments[/*Literal index*/ 3], MRI));
2437+
24372438
Register TypeReg = GR->getSPIRVTypeID(Call->ReturnType);
24382439
return buildOpFromWrapper(MIRBuilder, Opcode, Call,
24392440
IsSet ? TypeReg : Register(0), ImmArgs);

0 commit comments

Comments
 (0)