Skip to content

Commit 707b028

Browse files
Improve variable naming.
1 parent 6485a84 commit 707b028

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -30705,14 +30705,14 @@ SDValue AArch64TargetLowering::LowerVECTOR_INTERLEAVE(SDValue Op,
3070530705
Ops.push_back(StackPtr);
3070630706

3070730707
// Interleave operands and store.
30708-
SDValue Ch = DAG.getNode(ISD::INTRINSIC_VOID, DL, MVT::Other, Ops);
30708+
SDValue Chain = DAG.getNode(ISD::INTRINSIC_VOID, DL, MVT::Other, Ops);
3070930709

3071030710
// Read back the interleaved data.
3071130711
SmallVector<SDValue, 3> Results;
3071230712
for (unsigned I = 0; I < 3; ++I) {
3071330713
SDValue Ptr =
3071430714
DAG.getMemBasePlusOffset(StackPtr, PackedVT.getStoreSize() * I, DL);
30715-
SDValue L = DAG.getLoad(PackedVT, DL, Ch, Ptr, MachinePointerInfo());
30715+
SDValue L = DAG.getLoad(PackedVT, DL, Chain, Ptr, MachinePointerInfo());
3071630716
Results.push_back(getSVESafeBitCast(OpVT, L, DAG));
3071730717
}
3071830718

0 commit comments

Comments
 (0)