Skip to content

Commit 714883d

Browse files
committed
fixup! Remove FIXME
1 parent e06b11e commit 714883d

File tree

1 file changed

+0
-1
lines changed

1 file changed

+0
-1
lines changed

llvm/test/CodeGen/RISCV/GlobalISel/rv64zbb.ll

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -265,7 +265,6 @@ define signext i32 @findLastSet_i32(i32 signext %a) nounwind {
265265
ret i32 %4
266266
}
267267

268-
; FIXME: We don't need the shift pair before the beqz for RV64I.
269268
define i32 @ctlz_lshr_i32(i32 signext %a) {
270269
; RV64I-LABEL: ctlz_lshr_i32:
271270
; RV64I: # %bb.0:

0 commit comments

Comments
 (0)