Skip to content

Commit 74bf146

Browse files
committed
clang-format
1 parent 86af4de commit 74bf146

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -5628,7 +5628,7 @@ static SDValue lowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG,
56285628
for (auto [I, M] : enumerate(Mask)) {
56295629
if (M == -1)
56305630
continue;
5631-
MaxIdx = std::max(std::max((unsigned)I,(unsigned)M), MaxIdx);
5631+
MaxIdx = std::max(std::max((unsigned)I, (unsigned)M), MaxIdx);
56325632
}
56335633
unsigned NewNumElts = NumElts;
56345634
while (MaxIdx < NewNumElts / 2 && NewNumElts != MinVLMAX)
@@ -5639,8 +5639,8 @@ static SDValue lowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG,
56395639
V1 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, NewVT, V1, ZeroIdx);
56405640
SDValue Res = DAG.getVectorShuffle(NewVT, DL, V1, DAG.getUNDEF(NewVT),
56415641
Mask.take_front(NewNumElts));
5642-
return DAG.getNode(ISD::INSERT_SUBVECTOR, DL, VT, DAG.getUNDEF(VT),
5643-
Res, ZeroIdx);
5642+
return DAG.getNode(ISD::INSERT_SUBVECTOR, DL, VT, DAG.getUNDEF(VT), Res,
5643+
ZeroIdx);
56445644
}
56455645
}
56465646

0 commit comments

Comments
 (0)