@@ -30,25 +30,25 @@ export void foo() {
3030// CHECK: define internal void @__cxx_global_var_init()
3131// CHECK-NEXT: entry:
3232// CHECK-NEXT: call void @_ZN4hlsl17ByteAddressBufferC1Ejjij(ptr noundef nonnull align 4 dereferenceable(4) @_ZL4Buf1,
33- // CHECK-SAME: i32 noundef 2 , i32 noundef 1 , i32 noundef 1, i32 noundef 0)
33+ // CHECK-SAME: i32 noundef 1 , i32 noundef 2 , i32 noundef 1, i32 noundef 0)
3434
3535// Buf1 initialization part 2 - body of ByteAddressBuffer C1 constructor with explicit binding that calls the C2 constructor
3636// CHECK: define linkonce_odr void @_ZN4hlsl17ByteAddressBufferC1Ejjij(ptr noundef nonnull align 4 dereferenceable(4) %this,
37- // CHECK-SAME: i32 noundef %spaceNo , i32 noundef %registerNo , i32 noundef %range, i32 noundef %index)
37+ // CHECK-SAME: i32 noundef %registerNo , i32 noundef %spaceNo , i32 noundef %range, i32 noundef %index)
3838// CHECK-NEXT: entry:
3939// CHECK-NEXT: %this.addr = alloca ptr, align 4
40- // CHECK-NEXT: %spaceNo.addr = alloca i32, align 4
4140// CHECK-NEXT: %registerNo.addr = alloca i32, align 4
41+ // CHECK-NEXT: %spaceNo.addr = alloca i32, align 4
4242// CHECK-NEXT: %range.addr = alloca i32, align 4
4343// CHECK-NEXT: %index.addr = alloca i32, align 4
4444// CHECK-NEXT: store ptr %this, ptr %this.addr, align 4
45- // CHECK-NEXT: store i32 %spaceNo, ptr %spaceNo.addr, align 4
4645// CHECK-NEXT: store i32 %registerNo, ptr %registerNo.addr, align 4
46+ // CHECK-NEXT: store i32 %spaceNo, ptr %spaceNo.addr, align 4
4747// CHECK-NEXT: store i32 %range, ptr %range.addr, align 4
4848// CHECK-NEXT: store i32 %index, ptr %index.addr, align 4
4949// CHECK-NEXT: %this1 = load ptr, ptr %this.addr, align 4
50- // CHECK-NEXT: %0 = load i32, ptr %spaceNo .addr, align 4
51- // CHECK-NEXT: %1 = load i32, ptr %registerNo .addr, align 4
50+ // CHECK-NEXT: %0 = load i32, ptr %registerNo .addr, align 4
51+ // CHECK-NEXT: %1 = load i32, ptr %spaceNo .addr, align 4
5252// CHECK-NEXT: %2 = load i32, ptr %range.addr, align 4
5353// CHECK-NEXT: %3 = load i32, ptr %index.addr, align 4
5454// CHECK: call void @_ZN4hlsl17ByteAddressBufferC2Ejjij(ptr noundef nonnull align 4 dereferenceable(4) %this1,
@@ -81,25 +81,25 @@ export void foo() {
8181// Buf1 initialization part 3 - ByteAddressBuffer C2 constructor with explicit binding that initializes
8282// handle with @llvm.dx.resource.handlefrombinding
8383// CHECK: define linkonce_odr void @_ZN4hlsl17ByteAddressBufferC2Ejjij(ptr noundef nonnull align 4 dereferenceable(4) %this,
84- // CHECK-SAME: i32 noundef %spaceNo , i32 noundef %registerNo , i32 noundef %range, i32 noundef %index)
84+ // CHECK-SAME: i32 noundef %registerNo , i32 noundef %spaceNo , i32 noundef %range, i32 noundef %index)
8585// CHECK-NEXT: entry:
8686// CHECK-NEXT: %this.addr = alloca ptr, align 4
87- // CHECK-NEXT: %spaceNo.addr = alloca i32, align 4
8887// CHECK-NEXT: %registerNo.addr = alloca i32, align 4
88+ // CHECK-NEXT: %spaceNo.addr = alloca i32, align 4
8989// CHECK-NEXT: %range.addr = alloca i32, align 4
9090// CHECK-NEXT: %index.addr = alloca i32, align 4
9191// CHECK-NEXT: store ptr %this, ptr %this.addr, align 4
92- // CHECK-NEXT: store i32 %spaceNo, ptr %spaceNo.addr, align 4
9392// CHECK-NEXT: store i32 %registerNo, ptr %registerNo.addr, align 4
93+ // CHECK-NEXT: store i32 %spaceNo, ptr %spaceNo.addr, align 4
9494// CHECK-NEXT: store i32 %range, ptr %range.addr, align 4
9595// CHECK-NEXT: store i32 %index, ptr %index.addr, align 4
9696// CHECK-NEXT: %this1 = load ptr, ptr %this.addr, align 4
97- // CHECK-NEXT: %0 = load i32, ptr %spaceNo .addr, align 4
98- // CHECK-NEXT: %1 = load i32, ptr %registerNo .addr, align 4
97+ // CHECK-NEXT: %0 = load i32, ptr %registerNo .addr, align 4
98+ // CHECK-NEXT: %1 = load i32, ptr %spaceNo .addr, align 4
9999// CHECK-NEXT: %2 = load i32, ptr %range.addr, align 4
100100// CHECK-NEXT: %3 = load i32, ptr %index.addr, align 4
101101// CHECK-DXIL-NEXT: %4 = call target("dx.RawBuffer", i8, 0, 0) @llvm.dx.resource.handlefrombinding.tdx.RawBuffer_i8_0_0t(
102- // CHECK-SAME: i32 %0 , i32 %1 , i32 %2, i32 %3, i1 false)
102+ // CHECK-DXIL- SAME: i32 %1 , i32 %0 , i32 %2, i32 %3, i1 false)
103103// CHECK-NEXT: %__handle = getelementptr inbounds nuw %"class.hlsl::ByteAddressBuffer", ptr %this1, i32 0, i32 0
104104// CHECK-DXIL-NEXT: store target("dx.RawBuffer", i8, 0, 0) %4, ptr %__handle, align 4
105105// CHECK-NEXT: ret void
0 commit comments