Skip to content

Commit 759124e

Browse files
committed
fixup! Update PROBED_STACKALLOC_DYN
1 parent 16f648f commit 759124e

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -24504,7 +24504,7 @@ RISCVTargetLowering::emitDynamicProbedAlloc(MachineInstr &MI,
2450424504
MachineFunction &MF = *MBB->getParent();
2450524505
MachineBasicBlock::iterator MBBI = MI.getIterator();
2450624506
DebugLoc DL = MBB->findDebugLoc(MBBI);
24507-
Register TargetReg = MI.getOperand(1).getReg();
24507+
Register TargetReg = MI.getOperand(0).getReg();
2450824508

2450924509
const RISCVInstrInfo *TII = Subtarget.getInstrInfo();
2451024510
bool IsRV64 = Subtarget.is64Bit();

llvm/lib/Target/RISCV/RISCVInstrInfo.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1463,9 +1463,9 @@ def PROBED_STACKALLOC_RVV : Pseudo<(outs GPR:$sp),
14631463
[]>,
14641464
Sched<[]>;
14651465
let usesCustomInserter = 1 in
1466-
def PROBED_STACKALLOC_DYN : Pseudo<(outs GPR:$rd),
1466+
def PROBED_STACKALLOC_DYN : Pseudo<(outs),
14671467
(ins GPR:$scratch),
1468-
[(set GPR:$rd, (riscv_probed_alloca GPR:$scratch))]>,
1468+
[(riscv_probed_alloca GPR:$scratch)]>,
14691469
Sched<[]>;
14701470
}
14711471

0 commit comments

Comments
 (0)