Skip to content

Commit 775daa3

Browse files
committed
use generic and const names
1 parent 7e3815b commit 775daa3

File tree

4 files changed

+10
-14
lines changed

4 files changed

+10
-14
lines changed

llvm/docs/NVPTXUsage.rst

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -971,8 +971,8 @@ Syntax:
971971
declare void @llvm.nvvm.prefetch.L1(ptr %ptr)
972972
declare void @llvm.nvvm.prefetch.L2(ptr %ptr)
973973
974-
declare void @llvm.nvvm.prefetch.tensormap.p0(ptr %ptr)
975-
declare void @llvm.nvvm.prefetch.tensormap.p4(ptr addrspace(4) %const_ptr)
974+
declare void @llvm.nvvm.prefetch.generic.tensormap(ptr %ptr)
975+
declare void @llvm.nvvm.prefetch.const.tensormap(ptr addrspace(4) %const_ptr)
976976
977977
declare void @llvm.nvvm.prefetch.global.L2.evict.normal(ptr addrspace(1) %global_ptr)
978978
declare void @llvm.nvvm.prefetch.global.L2.evict.last(ptr addrspace(1) %global_ptr)

llvm/include/llvm/IR/IntrinsicsNVVM.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2093,8 +2093,8 @@ let IntrProperties = [IntrArgMemOnly, ReadOnly<ArgIndex<0>>, NoCapture<ArgIndex<
20932093
def int_nvvm_prefetch_local_ # level : Intrinsic<[], [llvm_local_ptr_ty]>;
20942094
}
20952095

2096-
def int_nvvm_prefetch_tensormap_p0: DefaultAttrsIntrinsic<[], [llvm_ptr_ty]>;
2097-
def int_nvvm_prefetch_tensormap_p4 : DefaultAttrsIntrinsic<[], [llvm_constant_ptr_ty]>;
2096+
def int_nvvm_prefetch_generic_tensormap : DefaultAttrsIntrinsic<[], [llvm_ptr_ty]>;
2097+
def int_nvvm_prefetch_const_tensormap: DefaultAttrsIntrinsic<[], [llvm_constant_ptr_ty]>;
20982098

20992099
foreach eviction_priority = ["evict_normal", "evict_last"] in
21002100
def int_nvvm_prefetch_global_L2_ # eviction_priority : Intrinsic<[], [llvm_global_ptr_ty]>;

llvm/lib/Target/NVPTX/NVPTXIntrinsics.td

Lines changed: 2 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -760,14 +760,10 @@ def PREFETCH_GLOBAL_L1 : PREFETCH_INTRS<"prefetch.global.L1">;
760760
def PREFETCH_LOCAL_L1 : PREFETCH_INTRS<"prefetch.local.L1">;
761761
def PREFETCH_GLOBAL_L2 : PREFETCH_INTRS<"prefetch.global.L2">;
762762
def PREFETCH_LOCAL_L2 : PREFETCH_INTRS<"prefetch.local.L2">;
763-
def PREFETCH_CONST_TENSORMAP : BasicNVPTXInst<(outs), (ins ADDR:$addr),
764-
"prefetch.const.tensormap",
765-
[(int_nvvm_prefetch_tensormap_p4 addr:$addr)]>,
766-
Requires<[hasPTX<80>, hasSM<90>]>;
767-
763+
def PREFETCH_CONST_TENSORMAP : PREFETCH_INTRS<"prefetch.const.tensormap">;
768764
def PREFETCH_GENERIC_TENSORMAP : BasicNVPTXInst<(outs), (ins ADDR:$addr),
769765
"prefetch.tensormap",
770-
[(int_nvvm_prefetch_tensormap_p0 addr:$addr)]>,
766+
[(int_nvvm_prefetch_generic_tensormap addr:$addr)]>,
771767
Requires<[hasPTX<80>, hasSM<90>]>;
772768

773769
def PREFETCH_GLOBAL_L2_EVICT_NORMAL : BasicNVPTXInst<(outs), (ins ADDR:$addr),

llvm/test/CodeGen/NVPTX/prefetch.ll

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -12,8 +12,8 @@ declare void @llvm.nvvm.prefetch.local.L2(ptr addrspace(5) %local_ptr)
1212
declare void @llvm.nvvm.prefetch.L1(ptr %ptr)
1313
declare void @llvm.nvvm.prefetch.L2(ptr %ptr)
1414

15-
declare void @llvm.nvvm.prefetch.tensormap.p0(ptr %ptr)
16-
declare void @llvm.nvvm.prefetch.tensormap.p4(ptr addrspace(4) %const_ptr)
15+
declare void @llvm.nvvm.prefetch.generic.tensormap(ptr %ptr)
16+
declare void @llvm.nvvm.prefetch.const.tensormap(ptr addrspace(4) %const_ptr)
1717

1818
declare void @llvm.nvvm.prefetch.global.L2.evict.normal(ptr addrspace(1) %global_ptr)
1919
declare void @llvm.nvvm.prefetch.global.L2.evict.last(ptr addrspace(1) %global_ptr)
@@ -80,7 +80,7 @@ define void @prefetch_generic_tensormap(ptr %ptr) {
8080
; CHECK-PTX64-NEXT: ld.param.b64 %rd1, [prefetch_generic_tensormap_param_0];
8181
; CHECK-PTX64-NEXT: prefetch.tensormap [%rd1];
8282
; CHECK-PTX64-NEXT: ret;
83-
tail call void @llvm.nvvm.prefetch.tensormap.p0(ptr %ptr)
83+
tail call void @llvm.nvvm.prefetch.generic.tensormap(ptr %ptr)
8484
ret void
8585
}
8686

@@ -93,7 +93,7 @@ define void @prefetch_const_tensormap(ptr addrspace(4) %const_ptr) {
9393
; CHECK-PTX64-NEXT: ld.param.b64 %rd1, [prefetch_const_tensormap_param_0];
9494
; CHECK-PTX64-NEXT: prefetch.const.tensormap [%rd1];
9595
; CHECK-PTX64-NEXT: ret;
96-
tail call void @llvm.nvvm.prefetch.tensormap.p4(ptr addrspace(4) %const_ptr)
96+
tail call void @llvm.nvvm.prefetch.const.tensormap(ptr addrspace(4) %const_ptr)
9797
ret void
9898
}
9999

0 commit comments

Comments
 (0)