Skip to content

Commit 78a00dd

Browse files
committed
Remove assertion
1 parent 38ca5ce commit 78a00dd

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3771,8 +3771,6 @@ Instruction *InstCombinerImpl::visitCallInst(CallInst &CI) {
37713771
// %2 = mul i32 %0, 4
37723772
if (Value *Splat = getSplatValue(Arg)) {
37733773
// It is only a multiplication if we add the same element over and over.
3774-
assert(Arg->getType()->isVectorTy() &&
3775-
"The vector.reduce.add intrinsic's argument must be a vector!");
37763774
ElementCount ReducedVectorElementCount =
37773775
cast<VectorType>(Arg->getType())->getElementCount();
37783776
if (ReducedVectorElementCount.isFixed()) {

0 commit comments

Comments
 (0)