@@ -222,9 +222,10 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM,
222222 setCondCodeAction(ISD::SETOEQ, VT, Expand);
223223 setCondCodeAction(ISD::SETUNE, VT, Expand);
224224 }
225-
225+ setCondCodeAction(ISD::SETOEQ, MVT::f16, Expand);
226+ setCondCodeAction(ISD::SETUNE, MVT::f16, Expand);
226227 if (Subtarget.hasAVX10_2()) {
227- for (auto VT : {MVT::f32, MVT::f64}) {
228+ for (auto VT : {MVT::f16, MVT:: f32, MVT::f64}) {
228229 setCondCodeAction(ISD::SETOEQ, VT, Custom);
229230 setCondCodeAction(ISD::SETUNE, VT, Custom);
230231 }
@@ -2298,11 +2299,6 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM,
22982299 setOperationAction(ISD::FP_EXTEND, MVT::f32, Legal);
22992300 setOperationAction(ISD::STRICT_FP_EXTEND, MVT::f32, Legal);
23002301
2301- setCondCodeAction(ISD::SETOEQ, MVT::f16,
2302- Subtarget.hasAVX10_2() ? Custom : Expand);
2303- setCondCodeAction(ISD::SETUNE, MVT::f16,
2304- Subtarget.hasAVX10_2() ? Custom : Expand);
2305-
23062302 if (Subtarget.useAVX512Regs()) {
23072303 setGroup(MVT::v32f16);
23082304 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v32f16, Custom);
0 commit comments