We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 01ff573 commit 79aadd8Copy full SHA for 79aadd8
llvm/test/CodeGen/RISCV/zilsd.ll
@@ -212,26 +212,3 @@ entry:
212
store i64 %b, ptr %add.ptr, align 8
213
ret void
214
}
215
-
216
-define i64 @stack_access(ptr nocapture %p) nounwind {
217
-; CHECK-LABEL: stack_access:
218
-; CHECK: # %bb.0: # %entry
219
-; CHECK-NEXT: addi sp, sp, -16
220
-; CHECK-NEXT: lw a2, 8(sp)
221
-; CHECK-NEXT: lw a1, 12(sp)
222
-; CHECK-NEXT: ld a4, 0(a0)
223
-; CHECK-NEXT: sw a2, 0(a0)
224
-; CHECK-NEXT: sw a1, 4(a0)
225
-; CHECK-NEXT: sd a4, 8(sp)
226
-; CHECK-NEXT: mv a0, a2
227
-; CHECK-NEXT: addi sp, sp, 16
228
-; CHECK-NEXT: ret
229
-entry:
230
- %stack = alloca i64, align 8
231
- %a = load i64, ptr %stack, align 8
232
- %b = load i64, ptr %p, align 8
233
- store i64 %a, ptr %p, align 8
234
- store i64 %b, ptr %stack, align 8
235
- %c = load i64, ptr %p, align 8
236
- ret i64 %c
237
-}
0 commit comments