Skip to content

Commit 7a7ecaf

Browse files
committed
Convert result type
1 parent b88f7f6 commit 7a7ecaf

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

mlir/lib/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1741,7 +1741,8 @@ LogicalResult ScaledExtPacked816OpLowering::matchAndRewrite(
17411741
"no intrinsic matching packed scaled conversion on the given chipset");
17421742

17431743
OperationState loweredOp(loc, *maybeIntrinsic);
1744-
loweredOp.addTypes({op.getResult().getType()});
1744+
Type llvmResultType = typeConverter->convertType(op.getResult().getType());
1745+
loweredOp.addTypes({llvmResultType});
17451746
loweredOp.addOperands({castedSource, castedScale});
17461747

17471748
SmallVector<NamedAttribute, 1> attrs;

0 commit comments

Comments
 (0)