Skip to content

Commit 7afbd3a

Browse files
Comments
Signed-off-by: Mikhail R. Gadelha <[email protected]>
1 parent 61ed7db commit 7afbd3a

File tree

1 file changed

+1
-3
lines changed

1 file changed

+1
-3
lines changed

llvm/test/CodeGen/RISCV/rvv/intrinsic-vector-match.ll

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -377,6 +377,7 @@ define <8 x i1> @match_v8i16(<8 x i16> %op1, <8 x i16> %op2, <8 x i1> %mask) {
377377
ret <8 x i1> %r
378378
}
379379

380+
; Cases where op2 has more elements than op1.
380381

381382
define <8 x i1> @match_v8i8_v16i8(<8 x i8> %op1, <16 x i8> %op2, <8 x i1> %mask) {
382383
; CHECK-LABEL: match_v8i8_v16i8:
@@ -685,6 +686,3 @@ define <2 x i1> @match_v2xi64_v2i64(<2 x i64> %op1, <2 x i64> %op2, <2 x i1> %ma
685686
%r = tail call <2 x i1> @llvm.experimental.vector.match(<2 x i64> %op1, <2 x i64> %op2, <2 x i1> %mask)
686687
ret <2 x i1> %r
687688
}
688-
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
689-
; RV32: {{.*}}
690-
; RV64: {{.*}}

0 commit comments

Comments
 (0)