|
| 1 | +# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py |
| 2 | +# RUN: llc -mtriple=amdgcn -mcpu=gfx908 %s -o - -run-pass prologepilog -verify-machineinstrs | FileCheck -check-prefix=GFX908 %s |
| 3 | + |
| 4 | +--- |
| 5 | +name: agpr-spill-to-vgpr |
| 6 | +tracksRegLiveness: true |
| 7 | +stack: |
| 8 | + - { id: 0, name: '', type: spill-slot, offset: 0, size: 128, alignment: 4 } |
| 9 | +machineFunctionInfo: |
| 10 | + scratchRSrcReg: $sgpr0_sgpr1_sgpr2_sgpr3 |
| 11 | + stackPtrOffsetReg: '$sgpr32' |
| 12 | + hasSpilledVGPRs: true |
| 13 | +body: | |
| 14 | + bb.0: |
| 15 | + successors: |
| 16 | + liveins: $vgpr0, $vgpr1 |
| 17 | +
|
| 18 | + ; GFX908-LABEL: name: agpr-spill-to-vgpr |
| 19 | + ; GFX908: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5, $vgpr6, $vgpr7, $vgpr8, $vgpr9, $vgpr10, $vgpr11, $vgpr12, $vgpr13, $vgpr14, $vgpr15, $vgpr16, $vgpr17, $vgpr18, $vgpr19, $vgpr20, $vgpr21, $vgpr22, $vgpr23, $vgpr24, $vgpr25, $vgpr26, $vgpr27, $vgpr28, $vgpr29, $vgpr30, $vgpr31, $vgpr32, $vgpr33 |
| 20 | + ; GFX908-NEXT: {{ $}} |
| 21 | + ; GFX908-NEXT: renamable $agpr0 = COPY renamable $vgpr0, implicit $exec |
| 22 | + ; GFX908-NEXT: renamable $agpr2 = COPY renamable $vgpr1, implicit $exec |
| 23 | + ; GFX908-NEXT: $vgpr33 = V_ACCVGPR_READ_B32_e64 $agpr0, implicit $exec, implicit-def $agpr0_agpr1_agpr2, implicit $agpr0_agpr1_agpr2 |
| 24 | + ; GFX908-NEXT: $vgpr32 = V_ACCVGPR_READ_B32_e64 $agpr1, implicit $exec |
| 25 | + ; GFX908-NEXT: $vgpr31 = V_ACCVGPR_READ_B32_e64 $agpr2, implicit $exec, implicit $agpr0_agpr1_agpr2 |
| 26 | + ; GFX908-NEXT: S_ENDPGM 0 |
| 27 | + renamable $agpr0 = COPY renamable $vgpr0, implicit $exec |
| 28 | + renamable $agpr2 = COPY renamable $vgpr1, implicit $exec |
| 29 | + SI_SPILL_AV96_SAVE $agpr0_agpr1_agpr2, %stack.0, $sgpr32, 0, implicit $exec :: (store (s96) into %stack.0, align 4, addrspace 5) |
| 30 | + S_ENDPGM 0 |
| 31 | +... |
| 32 | + |
| 33 | +--- |
| 34 | +name: agpr-spill-to-vgpr-to-stack |
| 35 | +tracksRegLiveness: true |
| 36 | +stack: |
| 37 | + - { id: 0, name: '', type: spill-slot, offset: 0, size: 128, alignment: 4 } |
| 38 | +machineFunctionInfo: |
| 39 | + scratchRSrcReg: $sgpr0_sgpr1_sgpr2_sgpr3 |
| 40 | + stackPtrOffsetReg: '$sgpr32' |
| 41 | + hasSpilledVGPRs: true |
| 42 | +body: | |
| 43 | + bb.0: |
| 44 | + successors: |
| 45 | + liveins: $vgpr0, $vgpr1 |
| 46 | + ; GFX908-LABEL: name: agpr-spill-to-vgpr-to-stack |
| 47 | + ; GFX908: liveins: $vgpr0, $vgpr1, $vgpr18, $vgpr19, $vgpr20, $vgpr21, $vgpr22, $vgpr23, $vgpr24, $vgpr25, $vgpr26, $vgpr27, $vgpr28, $vgpr29, $vgpr30, $vgpr31, $vgpr32, $vgpr33, $vgpr34, $vgpr35, $vgpr36, $vgpr37, $vgpr38, $vgpr39, $vgpr48, $vgpr49, $vgpr50, $vgpr51, $vgpr52, $vgpr53, $vgpr54, $vgpr55 |
| 48 | + ; GFX908-NEXT: {{ $}} |
| 49 | + ; GFX908-NEXT: renamable $agpr0 = COPY renamable $vgpr0, implicit $exec |
| 50 | + ; GFX908-NEXT: renamable $agpr2 = COPY renamable $vgpr1, implicit $exec |
| 51 | + ; GFX908-NEXT: $vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9 = IMPLICIT_DEF |
| 52 | + ; GFX908-NEXT: $vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16_vgpr17 = IMPLICIT_DEF |
| 53 | + ; GFX908-NEXT: $vgpr40 = V_ACCVGPR_READ_B32_e64 $agpr0, implicit $exec, implicit-def $agpr0_agpr1_agpr2 |
| 54 | + ; GFX908-NEXT: BUFFER_STORE_DWORD_OFFSET $vgpr40, $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr32, 0, 0, 0, implicit $exec, implicit $agpr0_agpr1_agpr2 :: (store (s32) into %stack.0, addrspace 5) |
| 55 | + ; GFX908-NEXT: $vgpr40 = V_ACCVGPR_READ_B32_e64 $agpr1, implicit $exec |
| 56 | + ; GFX908-NEXT: BUFFER_STORE_DWORD_OFFSET $vgpr40, $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr32, 4, 0, 0, implicit $exec :: (store (s32) into %stack.0 + 4, addrspace 5) |
| 57 | + ; GFX908-NEXT: $vgpr55 = V_ACCVGPR_READ_B32_e64 $agpr2, implicit $exec, implicit $agpr0_agpr1_agpr2 |
| 58 | + ; GFX908-NEXT: S_ENDPGM 0 |
| 59 | + renamable $agpr0 = COPY renamable $vgpr0, implicit $exec |
| 60 | + renamable $agpr2 = COPY renamable $vgpr1, implicit $exec |
| 61 | +
|
| 62 | + $vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9 = IMPLICIT_DEF |
| 63 | + $vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16_vgpr17 = IMPLICIT_DEF |
| 64 | +
|
| 65 | + SI_SPILL_AV96_SAVE $agpr0_agpr1_agpr2, %stack.0, $sgpr32, 0, implicit $exec :: (store (s96) into %stack.0, align 4, addrspace 5) |
| 66 | + S_ENDPGM 0 |
| 67 | +... |
0 commit comments