We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5addb1d commit 7de5a38Copy full SHA for 7de5a38
clang/docs/ReleaseNotes.rst
@@ -800,6 +800,7 @@ RISC-V Support
800
^^^^^^^^^^^^^^
801
802
- The option ``-mcmodel=large`` for the large code model is supported.
803
+- Bump RVV intrinsic to version 1.0, the spec: https://github.com/riscv-non-isa/rvv-intrinsic-doc/releases/tag/v1.0.0-rc4
804
805
CUDA/HIP Language Changes
806
^^^^^^^^^^^^^^^^^^^^^^^^^
0 commit comments