@@ -346,7 +346,7 @@ multiclass SUMOP4<string mode, string za, string t, string i, list<ImmCheck> che
346346 "vidu", t, MergeNone, "aarch64_sme_sumop4" # mode # i # "_wide_1x1",
347347 [IsStreaming, IsInOutZA],
348348 checks>;
349- def _1x2 : SInst<"svmop4" # mode # "[_1x2]_ " # za # "[_{d}_{3}]",
349+ def _1x2 : SInst<"svmop4" # mode # "[_1x2]" # za # "[_{d}_{3}]",
350350 "vid2.u", t, MergeNone, "aarch64_sme_sumop4" # mode # i # "_wide_1x2",
351351 [IsStreaming, IsInOutZA],
352352 checks>;
@@ -357,7 +357,7 @@ multiclass USMOP4<string mode, string za, string t, string i, list<ImmCheck> che
357357 "vidx", t, MergeNone, "aarch64_sme_usmop4" # mode # i # "_wide_1x1",
358358 [IsStreaming, IsInOutZA],
359359 checks>;
360- def _1x2 : SInst<"svmop4" # mode # "[_1x2]_ " # za # "[_{d}_{3}]",
360+ def _1x2 : SInst<"svmop4" # mode # "[_1x2]" # za # "[_{d}_{3}]",
361361 "vid2.x", t, MergeNone, "aarch64_sme_usmop4" # mode # i # "_wide_1x2",
362362 [IsStreaming, IsInOutZA],
363363 checks>;
0 commit comments