Skip to content

Commit 822f240

Browse files
committed
Update newly-broken tests
1 parent 879eb08 commit 822f240

File tree

3 files changed

+4
-1
lines changed

3 files changed

+4
-1
lines changed

llvm/test/CodeGen/MIR2Vec/Inputs/reference_x86_vocab_print.txt

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1543,6 +1543,7 @@ Key: RDSSPQ: [ 0.00 0.00 ]
15431543
Key: RDTSC: [ 0.00 0.00 ]
15441544
Key: RDTSCP: [ 0.00 0.00 ]
15451545
Key: REG_SEQUENCE: [ 0.00 0.00 ]
1546+
Key: RELOC_NONE: [ 0.00 0.00 ]
15461547
Key: REPNE_PREFIX: [ 0.00 0.00 ]
15471548
Key: REP_MOVSB: [ 0.00 0.00 ]
15481549
Key: REP_MOVSD: [ 0.00 0.00 ]

llvm/test/CodeGen/MIR2Vec/Inputs/reference_x86_vocab_wo=0.5_print.txt

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1543,6 +1543,7 @@ Key: RDSSPQ: [ 0.00 0.00 ]
15431543
Key: RDTSC: [ 0.00 0.00 ]
15441544
Key: RDTSCP: [ 0.00 0.00 ]
15451545
Key: REG_SEQUENCE: [ 0.00 0.00 ]
1546+
Key: RELOC_NONE: [ 0.00 0.00 ]
15461547
Key: REPNE_PREFIX: [ 0.00 0.00 ]
15471548
Key: REP_MOVSB: [ 0.00 0.00 ]
15481549
Key: REP_MOVSD: [ 0.00 0.00 ]

llvm/test/TableGen/get-named-operand-idx.td

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -89,7 +89,8 @@ def InstD : InstBase {
8989
// CHECK-NEXT: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
9090
// CHECK-NEXT: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
9191
// CHECK-NEXT: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
92-
// CHECK-NEXT: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 2, 0,
92+
// CHECK-NEXT: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 2,
93+
// CHECK-NEXT: 0,
9394
// CHECK-NEXT: };
9495
// CHECK-NEXT: return InstructionIndex[Opcode];
9596
// CHECK-NEXT: }

0 commit comments

Comments
 (0)