We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 26e3750 commit 84eacd3Copy full SHA for 84eacd3
llvm/utils/gn/secondary/llvm/lib/Target/RISCV/BUILD.gn
@@ -118,6 +118,7 @@ static_library("LLVMRISCVCodeGen") {
118
"RISCVDeadRegisterDefinitions.cpp",
119
"RISCVExpandAtomicPseudoInsts.cpp",
120
"RISCVExpandPseudoInsts.cpp",
121
+ "RISCVFoldMemOffset.cpp",
122
"RISCVFrameLowering.cpp",
123
"RISCVGatherScatterLowering.cpp",
124
"RISCVISelDAGToDAG.cpp",
0 commit comments