Skip to content

Commit 860e02d

Browse files
committed
Use sysreg enum
1 parent 928ddec commit 860e02d

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVFrameLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -287,7 +287,7 @@ static void emitSiFiveCLICPreemptibleSaves(MachineFunction &MF,
287287
.setMIFlag(MachineInstr::FrameSetup);
288288
BuildMI(MBB, MBBI, DL, TII->get(RISCV::CSRRS))
289289
.addReg(RISCV::X9, RegState::Define)
290-
.addImm(RISCVSysReg::lookupSysRegByName("MEPC")->Encoding)
290+
.addImm(RISCVSysReg::mepc)
291291
.addReg(RISCV::X0)
292292
.setMIFlag(MachineInstr::FrameSetup);
293293

0 commit comments

Comments
 (0)