Skip to content

Commit 8881580

Browse files
jrbyrnesjrbyrnes
committed
Fix RC constants
Change-Id: Ief74cccf8a5a7fb53e35119d98950ed449c5cd98
1 parent 8ba7709 commit 8881580

File tree

1 file changed

+16
-16
lines changed

1 file changed

+16
-16
lines changed

‎llvm/test/CodeGen/AMDGPU/coalesce-copy-to-agpr-to-av-registers.mir‎

Lines changed: 16 additions & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -643,13 +643,13 @@ body: |
643643
; CHECK-NEXT: [[COPY:%[0-9]+]].sub2_sub3:vreg_128 = COPY $vgpr2_vgpr3
644644
; CHECK-NEXT: undef [[COPY1:%[0-9]+]].sub0_sub1:areg_128 = COPY [[COPY]].sub0_sub1
645645
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub2_sub3:areg_128 = COPY [[COPY]].sub2_sub3
646-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AV_128_with_hi16_in_VGPR_16_Lo128 */, [[COPY1]]
646+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, [[COPY1]]
647647
; CHECK-NEXT: SI_RETURN
648648
undef %0.sub0_sub1:vreg_128 =COPY $vgpr0_vgpr1
649649
%0.sub2_sub3:vreg_128 = COPY $vgpr2_vgpr3
650650
undef %2.sub0_sub1:areg_128 = COPY %0.sub0_sub1
651651
%2.sub2_sub3:areg_128 = COPY %0.sub2_sub3
652-
INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AReg_128 */, killed %2
652+
INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, killed %2
653653
SI_RETURN
654654
655655
...
@@ -670,13 +670,13 @@ body: |
670670
; CHECK-NEXT: [[COPY:%[0-9]+]].sub1:vreg_128 = COPY $vgpr2_vgpr3
671671
; CHECK-NEXT: undef [[COPY1:%[0-9]+]].sub0_sub1:areg_128_align2 = COPY [[COPY]].sub0
672672
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub2_sub3:areg_128_align2 = COPY [[COPY]].sub1
673-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_with_sub0_sub1_sub2_in_AReg_96_with_sub1_sub2_in_AReg_64_Align2 */, [[COPY1]]
673+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, [[COPY1]]
674674
; CHECK-NEXT: SI_RETURN
675675
undef %0.sub0:vreg_128 =COPY $vgpr0_vgpr1
676676
%0.sub1:vreg_128 = COPY $vgpr2_vgpr3
677677
undef %2.sub0_sub1:areg_128_align2 = COPY %0.sub0
678678
%2.sub2_sub3:areg_128_align2 = COPY %0.sub1
679-
INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_Align2 */, %2
679+
INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, %2
680680
SI_RETURN
681681
682682
...
@@ -892,14 +892,14 @@ body: |
892892
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub1:areg_128 = COPY [[COPY]].sub0
893893
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub2:areg_128 = COPY [[COPY]].sub0
894894
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub3:areg_128 = COPY [[COPY]].sub0
895-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AV_128_with_hi16_in_VGPR_16_Lo128 */, [[COPY1]]
895+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, [[COPY1]]
896896
; CHECK-NEXT: SI_RETURN
897897
undef %0.sub0:vreg_64 = COPY $vgpr0
898898
undef %1.sub0:areg_128 = COPY %0.sub0
899899
%1.sub1:areg_128 = COPY %0.sub0
900900
%1.sub2:areg_128 = COPY %0.sub0
901901
%1.sub3:areg_128 = COPY %0.sub0
902-
INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AReg_128 */, killed %1
902+
INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, killed %1
903903
SI_RETURN
904904
905905
...
@@ -919,14 +919,14 @@ body: |
919919
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub1:areg_128_align2 = COPY [[COPY]].sub0
920920
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub2:areg_128_align2 = COPY [[COPY]].sub0
921921
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub3:areg_128_align2 = COPY [[COPY]].sub0
922-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_with_sub0_sub1_sub2_in_AReg_96_with_sub1_sub2_in_AReg_64_Align2 */, [[COPY1]]
922+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, [[COPY1]]
923923
; CHECK-NEXT: SI_RETURN
924924
undef %0.sub0:vreg_64 = COPY $vgpr0
925925
undef %1.sub0:areg_128_align2 = COPY %0.sub0
926926
%1.sub1:areg_128_align2 = COPY %0.sub0
927927
%1.sub2:areg_128_align2 = COPY %0.sub0
928928
%1.sub3:areg_128_align2 = COPY %0.sub0
929-
INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_Align2 */, %1
929+
INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, %1
930930
SI_RETURN
931931
932932
...
@@ -1053,13 +1053,13 @@ body: |
10531053
; CHECK-NEXT: [[COPY:%[0-9]+]].sub2_sub3:vreg_128 = COPY $vgpr2_vgpr3
10541054
; CHECK-NEXT: undef [[COPY1:%[0-9]+]].sub0_sub1:areg_128 = COPY [[COPY]].sub0_sub1
10551055
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub2_sub3:areg_128 = COPY [[COPY]].sub2_sub3
1056-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AV_128_with_hi16_in_VGPR_16_Lo128 */, [[COPY1]]
1056+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, [[COPY1]]
10571057
; CHECK-NEXT: SI_RETURN
10581058
undef %0.sub0_sub1:vreg_128 = COPY $vgpr0_vgpr1
10591059
%0.sub2_sub3:vreg_128 = COPY $vgpr2_vgpr3
10601060
undef %2.sub0_sub1:areg_128 = COPY %0.sub0_sub1
10611061
%2.sub2_sub3:areg_128 = COPY %0.sub2_sub3
1062-
INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AReg_128 */, killed %2
1062+
INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, killed %2
10631063
SI_RETURN
10641064
10651065
...
@@ -1078,13 +1078,13 @@ body: |
10781078
; CHECK-NEXT: [[COPY:%[0-9]+]].sub2_sub3:vreg_128_align2 = COPY $vgpr2_vgpr3
10791079
; CHECK-NEXT: undef [[COPY1:%[0-9]+]].sub0_sub1:areg_128_align2 = COPY [[COPY]].sub0_sub1
10801080
; CHECK-NEXT: [[COPY1:%[0-9]+]].sub2_sub3:areg_128_align2 = COPY [[COPY]].sub2_sub3
1081-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_with_sub0_sub1_sub2_in_AReg_96_with_sub1_sub2_in_AReg_64_Align2 */, [[COPY1]]
1081+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, [[COPY1]]
10821082
; CHECK-NEXT: SI_RETURN
10831083
undef %0.sub0_sub1:vreg_128_align2 = COPY $vgpr0_vgpr1
10841084
%0.sub2_sub3:vreg_128_align2 = COPY $vgpr2_vgpr3
10851085
undef %2.sub0_sub1:areg_128_align2 = COPY %0.sub0_sub1
10861086
%2.sub2_sub3:areg_128_align2 = COPY %0.sub2_sub3
1087-
INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_Align2 */, %2
1087+
INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, %2
10881088
SI_RETURN
10891089
10901090
...
@@ -1360,11 +1360,11 @@ body: |
13601360
; CHECK-NEXT: {{ $}}
13611361
; CHECK-NEXT: [[COPY:%[0-9]+]]:vreg_128 = COPY $vgpr0_vgpr1_vgpr2_vgpr3
13621362
; CHECK-NEXT: [[COPY1:%[0-9]+]]:areg_128 = COPY [[COPY]]
1363-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AV_128_with_hi16_in_VGPR_16_Lo128 */, [[COPY1]]
1363+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, [[COPY1]]
13641364
; CHECK-NEXT: SI_RETURN
13651365
%0:vreg_128 = COPY $vgpr0_vgpr1_vgpr2_vgpr3
13661366
%2:areg_128 = COPY %0
1367-
INLINEASM &"; use $0", 0 /* attdialect */, 6225929 /* reguse:AReg_128 */, killed %2
1367+
INLINEASM &"; use $0", 0 /* attdialect */, 6029321 /* reguse:AReg_128 */, killed %2
13681368
SI_RETURN
13691369
13701370
...
@@ -1381,11 +1381,11 @@ body: |
13811381
; CHECK-NEXT: {{ $}}
13821382
; CHECK-NEXT: [[COPY:%[0-9]+]]:vreg_128_align2 = COPY $vgpr0_vgpr1_vgpr2_vgpr3
13831383
; CHECK-NEXT: [[COPY1:%[0-9]+]]:areg_128_align2 = COPY [[COPY]]
1384-
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_with_sub0_sub1_sub2_in_AReg_96_with_sub1_sub2_in_AReg_64_Align2 */, [[COPY1]]
1384+
; CHECK-NEXT: INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, [[COPY1]]
13851385
; CHECK-NEXT: SI_RETURN
13861386
%0:vreg_128_align2 = COPY $vgpr0_vgpr1_vgpr2_vgpr3
13871387
%2:areg_128_align2 = COPY %0
1388-
INLINEASM &"; use $0", 0 /* attdialect */, 6488073 /* reguse:AReg_128_Align2 */, %2
1388+
INLINEASM &"; use $0", 0 /* attdialect */, 6291465 /* reguse:AReg_128_Align2 */, %2
13891389
SI_RETURN
13901390
13911391
...

0 commit comments

Comments
 (0)