We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 59e9fee commit 891c031Copy full SHA for 891c031
llvm/test/CodeGen/AMDGPU/rsq.f64.ll
@@ -4800,8 +4800,8 @@ define double @v_rsq_f64_unsafe(double %x) {
4800
; VI-GISEL-NEXT: v_fma_f64 v[0:1], -v[0:1], v[2:3], 1.0
4801
; VI-GISEL-NEXT: v_fma_f64 v[0:1], v[0:1], v[2:3], v[2:3]
4802
; VI-GISEL-NEXT: s_setpc_b64 s[30:31]
4803
- %sqrt = call afn double @llvm.sqrt.f64(double %x)
4804
- %rsq = fdiv afn double 1.0, %sqrt
+ %sqrt = call afn contract double @llvm.sqrt.f64(double %x)
+ %rsq = fdiv afn contract double 1.0, %sqrt
4805
ret double %rsq
4806
}
4807
0 commit comments