Skip to content

Commit 8af5019

Browse files
committed
Don't create StoreVT
1 parent c3d2acf commit 8af5019

File tree

1 file changed

+1
-4
lines changed

1 file changed

+1
-4
lines changed

llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp

Lines changed: 1 addition & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1618,7 +1618,6 @@ void DAGTypeLegalizer::SplitVecRes_BITCAST(SDNode *N, SDValue &Lo,
16181618
void DAGTypeLegalizer::SplitVecRes_LOOP_DEPENDENCE_MASK(SDNode *N, SDValue &Lo,
16191619
SDValue &Hi) {
16201620
unsigned EltSize = N->getConstantOperandVal(2);
1621-
EVT EltVT = EVT::getIntegerVT(*DAG.getContext(), EltSize * 8);
16221621

16231622
SDLoc DL(N);
16241623
EVT LoVT, HiVT;
@@ -1627,9 +1626,7 @@ void DAGTypeLegalizer::SplitVecRes_LOOP_DEPENDENCE_MASK(SDNode *N, SDValue &Lo,
16271626
SDValue PtrB = N->getOperand(1);
16281627
Lo = DAG.getNode(N->getOpcode(), DL, LoVT, PtrA, PtrB, N->getOperand(2));
16291628

1630-
EVT StoreVT = EVT::getVectorVT(*DAG.getContext(), EltVT,
1631-
HiVT.getVectorMinNumElements(), false);
1632-
unsigned Offset = StoreVT.getStoreSizeInBits() / 8;
1629+
unsigned Offset = EltSize * HiVT.getVectorMinNumElements();
16331630
SDValue Addend;
16341631
if (HiVT.isScalableVT())
16351632
Addend = DAG.getVScale(DL, MVT::i64, APInt(64, Offset));

0 commit comments

Comments
 (0)