We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 34cebaf commit 8c1207bCopy full SHA for 8c1207b
llvm/lib/Target/SPIRV/SPIRVModuleAnalysis.h
@@ -176,8 +176,9 @@ struct ModuleAnalysisInfo {
176
RegisterAliasTable[MF][Reg] = AliasReg;
177
}
178
Register getRegisterAlias(const MachineFunction *MF, Register Reg) {
179
- auto RI = RegisterAliasTable[MF].find(Reg);
180
- if (RI == RegisterAliasTable[MF].end()) {
+ auto &RegTable = RegisterAliasTable[MF];
+ auto RI = RegTable.find(Reg);
181
+ if (RI == RegTable.end()) {
182
return Register(0);
183
184
return RI->second;
0 commit comments