We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d444490 commit 9197a48Copy full SHA for 9197a48
llvm/test/CodeGen/RISCV/abds.ll
@@ -2602,9 +2602,9 @@ define i128 @abd_select_i128(i128 %a, i128 %b) nounwind {
2602
; RV32I-NEXT: sub a1, a4, t5
2603
; RV32I-NEXT: sub a4, a6, t6
2604
; RV32I-NEXT: .LBB38_13:
2605
-; RV32I-NEXT: sw a4, 8(a0)
2606
-; RV32I-NEXT: sw a1, 4(a0)
2607
; RV32I-NEXT: sw a3, 0(a0)
+; RV32I-NEXT: sw a1, 4(a0)
+; RV32I-NEXT: sw a4, 8(a0)
2608
; RV32I-NEXT: sw a2, 12(a0)
2609
; RV32I-NEXT: lw s0, 12(sp) # 4-byte Folded Reload
2610
; RV32I-NEXT: addi sp, sp, 16
0 commit comments