We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9ef293e commit 97d3aecCopy full SHA for 97d3aec
llvm/test/Transforms/InstCombine/freeze.ll
@@ -142,6 +142,17 @@ define i32 @early_freeze_test3(i32 %v1) {
142
ret i32 %v4.fr
143
}
144
145
+define i32 @early_freeze_test4(i32 %v1) {
146
+; CHECK-LABEL: @early_freeze_test4(
147
+; CHECK-NEXT: [[V2:%.*]] = mul i32 [[V1_FR:%.*]], [[V1_FR]]
148
+; CHECK-NEXT: [[V2_FR:%.*]] = freeze i32 [[V2]]
149
+; CHECK-NEXT: ret i32 [[V2_FR]]
150
+;
151
+ %v2 = mul i32 %v1, %v1
152
+ %v2.fr = freeze i32 %v2
153
+ ret i32 %v2.fr
154
+}
155
+
156
; If replace all dominated uses of v to freeze(v).
157
158
define void @freeze_dominated_uses_test1(i32 %v) {
0 commit comments