Skip to content

Commit 9860e14

Browse files
committed
fixup! Fix invalid test
Change-Id: I7780eb744f8e7fc4a4c91032b5c01403f1576558
1 parent 12e1667 commit 9860e14

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/test/MC/RISCV/xqciio-invalid.s

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,8 @@ qc.inw x23, x17
2929
# CHECK-MINUS: :[[@LINE+1]]:13: error: invalid operand for instruction
3030
qc.inw x23, x17
3131

32-
# CHECK: :[[@LINE+1]]:8: error: invalid operand for instruction
32+
# CHECK-PLUS: :[[@LINE+2]]:8: error: register must be a GPR excluding zero (x0)
33+
# CHECK-MINUS: :[[@LINE+1]]:8: error: invalid operand for instruction
3334
qc.inw x0, 16380(x17)
3435

3536
# CHECK-PLUS: :[[@LINE+1]]:13: error: immediate must be a multiple of 4 bytes in the range [0, 16380]

0 commit comments

Comments
 (0)