We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b12779a commit 996b7e7Copy full SHA for 996b7e7
clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
@@ -187,7 +187,7 @@ mlir::LogicalResult CIRToLLVMCopyOpLowering::matchAndRewrite(
187
}
188
189
mlir::LogicalResult CIRToLLVMSqrtOpLowering::matchAndRewrite(
190
- cir::SqrtOp op, OpAdaptor adaptor,
+ cir::SqrtOp op, OpAdaptor adaptor,
191
mlir::ConversionPatternRewriter &rewriter) const {
192
mlir::Type resTy = typeConverter->convertType(op.getType());
193
rewriter.replaceOpWithNewOp<mlir::LLVM::SqrtOp>(op, resTy, adaptor.getSrc());
0 commit comments