Skip to content

Commit 99d202e

Browse files
fixes #109778
fixed the testcase failures
1 parent 8e59839 commit 99d202e

File tree

2 files changed

+1
-6
lines changed

2 files changed

+1
-6
lines changed

llvm/test/CodeGen/AArch64/aarch64-named-reg-x18.ll

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,8 @@
1-
; RUN: not --crash llc < %s -mtriple=aarch64-fuchsia 2>&1 | FileCheck %s
1+
; RUN: llc -mtriple=aarch64-fuchsia -o - %s
22

33
define void @set_x18(i64 %x) {
44
entry:
55
; FIXME: Include an allocatable-specific error message
6-
; CHECK: Invalid register name "x18".
76
tail call void @llvm.write_register.i64(metadata !0, i64 %x)
87
ret void
98
}

llvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -4,11 +4,7 @@
44
define i32 @get_stack() nounwind {
55
entry:
66
; FIXME: Include an allocatable-specific error message
7-
<<<<<<< Updated upstream
8-
; CHECK: Couldn't find the register class
9-
=======
107
; CHECK: Trying to obtain non-reserved register "x5".
11-
>>>>>>> Stashed changes
128
%sp = call i32 @llvm.read_register.i32(metadata !0)
139
ret i32 %sp
1410
}

0 commit comments

Comments
 (0)