Skip to content

Commit 9a32ed3

Browse files
committed
Remove unnecessary LMULInfos
1 parent 77fd88b commit 9a32ed3

File tree

1 file changed

+1
-8
lines changed

1 file changed

+1
-8
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoXAndes.td

Lines changed: 1 addition & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -388,15 +388,8 @@ multiclass VPatVFPMADBinaryV_VX_RM<string intrinsic, string instruction,
388388
}
389389
}
390390

391-
def VD4DOT_M1 : LMULInfo<0b000, 8, VR, VR, VR, VR, VR, "M1">;
392-
def VD4DOT_M2 : LMULInfo<0b001, 16, VRM2, VRM2, VR, VR, VR, "M2">;
393-
def VD4DOT_M4 : LMULInfo<0b010, 32, VRM4, VRM4, VRM2, VR, VR, "M4">;
394-
def VD4DOT_M8 : LMULInfo<0b011, 64, VRM8, VRM8, VRM4, VRM2, VR, "M8">;
395-
396-
defvar MxListVD4DOT = [V_MF2, VD4DOT_M1, VD4DOT_M2, VD4DOT_M4, VD4DOT_M8];
397-
398391
multiclass VPseudoVD4DOT_VV {
399-
foreach m = MxListVD4DOT in {
392+
foreach m = [V_MF2, V_M1, V_M2, V_M4, V_M8] in {
400393
defm "" : VPseudoBinaryV_VV<m>,
401394
SchedBinary<"WriteVIALUV", "ReadVIALUV", "ReadVIALUV", m.MX,
402395
forcePassthruRead=true>;

0 commit comments

Comments
 (0)