Skip to content

Commit 9a4a055

Browse files
committed
[RISCV] Add nf argument to VReg class instead overriding with a let. NFC
This treats nf consistently with LMul.
1 parent 57d87ed commit 9a4a055

File tree

1 file changed

+11
-12
lines changed

1 file changed

+11
-12
lines changed

llvm/lib/Target/RISCV/RISCVRegisterInfo.td

Lines changed: 11 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -713,12 +713,13 @@ foreach m = [1, 2, 4] in {
713713
}
714714
}
715715

716-
class VReg<list<ValueType> regTypes, dag regList, int Vlmul>
716+
class VReg<list<ValueType> regTypes, dag regList, int Vlmul, int nf = 1>
717717
: RISCVRegisterClass<regTypes,
718718
64, // The maximum supported ELEN is 64.
719719
regList> {
720720
let IsVRegClass = 1;
721721
let VLMul = Vlmul;
722+
let NF = nf;
722723
}
723724

724725
defvar VMaskVTs = [vbool1_t, vbool2_t, vbool4_t, vbool8_t, vbool16_t,
@@ -799,17 +800,15 @@ class VTupRegList<int LMUL, int NF> {
799800

800801
foreach m = LMULList in {
801802
foreach nf = NFList<m>.L in {
802-
let NF = nf in {
803-
def "VRN" # nf # "M" # m # "NoV0"
804-
: VReg<VTupRegList<m, nf>.L,
805-
(add !cast<RegisterTuples>("VN" # nf # "M" # m # "NoV0")),
806-
m>;
807-
def "VRN" # nf # "M" # m
808-
: VReg<VTupRegList<m, nf>.L,
809-
(add !cast<RegisterTuples>("VN" # nf # "M" # m # "NoV0"),
810-
!cast<RegisterTuples>("VN" # nf # "M" # m # "V0")),
811-
m>;
812-
}
803+
def "VRN" # nf # "M" # m # "NoV0"
804+
: VReg<VTupRegList<m, nf>.L,
805+
(add !cast<RegisterTuples>("VN" # nf # "M" # m # "NoV0")),
806+
m, nf>;
807+
def "VRN" # nf # "M" # m
808+
: VReg<VTupRegList<m, nf>.L,
809+
(add !cast<RegisterTuples>("VN" # nf # "M" # m # "NoV0"),
810+
!cast<RegisterTuples>("VN" # nf # "M" # m # "V0")),
811+
m, nf>;
813812
}
814813
}
815814

0 commit comments

Comments
 (0)