Skip to content

Commit 9bb57d9

Browse files
committed
Use hex
1 parent f963e8e commit 9bb57d9

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

llvm/lib/Target/PowerPC/PPCISelLowering.cpp

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -14441,7 +14441,6 @@ SDValue PPCTargetLowering::combineSetCC(SDNode *N, DAGCombinerInfo &DCI) const {
1444114441
if (LHS.getOpcode() == ISD::ADD && isa<ConstantSDNode>(LHS.getOperand(1))) {
1444214442
uint64_t Addend = cast<ConstantSDNode>(LHS.getOperand(1))->getZExtValue();
1444314443
if (OpVT == MVT::i64) {
14444-
// (a-2^(M-1)) => sext(trunc(a, M), 64)
1444514444
uint64_t ShiftVal = ~Addend + 1;
1444614445
uint64_t CmpVal = ~RHSVal + 1;
1444714446
if (isPowerOf2_64(ShiftVal) && ShiftVal << 1 == CmpVal) {
@@ -14465,7 +14464,7 @@ SDValue PPCTargetLowering::combineSetCC(SDNode *N, DAGCombinerInfo &DCI) const {
1446514464
LHS.getOperand(0).getOpcode() == ISD::ADD &&
1446614465
isa<ConstantSDNode>(LHS.getOperand(1)) &&
1446714466
isa<ConstantSDNode>(LHS.getOperand(0).getOperand(1))) {
14468-
if (RHSVal == 65535 &&
14467+
if (RHSVal == 0xffff &&
1446914468
cast<ConstantSDNode>(LHS.getOperand(1))->getZExtValue() == 16 &&
1447014469
cast<ConstantSDNode>(LHS.getOperand(0).getOperand(1))
1447114470
->getZExtValue() == 0xffff8000) {

0 commit comments

Comments
 (0)