We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 221099c commit 9c017a9Copy full SHA for 9c017a9
llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
@@ -1335,7 +1335,7 @@ SIInstrInfo::pierceThroughRegSequence(const MachineInstr &MI) const {
1335
MRI.getRegClass(RealDefs[(I + 1) % 2]->getOperand(0).getReg())
1336
->MC->getSizeInBits() *
1337
2 ==
1338
- MRI.getRegClass(MI.getOperand(0).getReg())->MC->getSizeInBits())
+ MRI.getRegClass(MI.getOperand(0).getReg())->MC->getSizeInBits())
1339
return RealDefs[(I + 1) % 2];
1340
1341
return nullptr;
0 commit comments