Skip to content

Commit 9ccd162

Browse files
committed
Additional testing and rebase
1 parent bfe2cf4 commit 9ccd162

File tree

2 files changed

+19
-3
lines changed

2 files changed

+19
-3
lines changed

llvm/test/tools/UpdateTestChecks/update_givaluetracking_test_checks/Inputs/const.mir

Lines changed: 9 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -15,6 +15,14 @@ body: |
1515
; Note: This comment should not be removed, the check lines below should be updated
1616
; CHECK-LABEL: name: @CstWithClass
1717
; CHECK-NEXT: %1:_ KnownBits:???????????????????????????????? SignBits:1
18-
%0:gpr32 = MOVi32imm 1
18+
; CHECK-NEXT: %named:_ KnownBits:00000000000000000000000000000000???????????????????????????????? SignBits:32
19+
; CHECK-NEXT: %3:_ KnownBits:???????????????????????????????? SignBits:1
20+
; CHECK-NEXT: %4:_ KnownBits:00000000000000000000000000000000 SignBits:32
21+
%0:gpr32 = COPY $w0
1922
%1:_(s32) = COPY %0
23+
%named:_(s64) = G_ZEXT %1
24+
%2:_(s32), %3:_(s32) = G_UNMERGE_VALUES %named(s64)
25+
$w0 = COPY %2(s32)
26+
$w1 = COPY %3(s32)
27+
RET_ReallyLR
2028
...

llvm/test/tools/UpdateTestChecks/update_givaluetracking_test_checks/Inputs/const.mir.expected

Lines changed: 10 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,14 @@ body: |
1818
; Note: This comment should not be removed, the check lines below should be updated
1919
; CHECK-LABEL: name: @CstWithClass
2020
; CHECK-NEXT: %1:_ KnownBits:???????????????????????????????? SignBits:1
21-
%0:gpr32 = MOVi32imm 1
21+
; CHECK-NEXT: %named:_ KnownBits:00000000000000000000000000000000???????????????????????????????? SignBits:32
22+
; CHECK-NEXT: %3:_ KnownBits:???????????????????????????????? SignBits:1
23+
; CHECK-NEXT: %4:_ KnownBits:00000000000000000000000000000000 SignBits:32
24+
%0:gpr32 = COPY $w0
2225
%1:_(s32) = COPY %0
23-
...
26+
%named:_(s64) = G_ZEXT %1
27+
%2:_(s32), %3:_(s32) = G_UNMERGE_VALUES %named(s64)
28+
$w0 = COPY %2(s32)
29+
$w1 = COPY %3(s32)
30+
RET_ReallyLR
31+
...

0 commit comments

Comments
 (0)