@@ -18633,22 +18633,15 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1863318633 Function *F = CGM.getIntrinsic(Intrin, { Src0->getType() });
1863418634 return Builder.CreateCall(F, { Src0, Builder.getFalse() });
1863518635 }
18636- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
1863718636 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
1863818637 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmax_f64:
1863918638 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f64:
1864018639 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmin_f64:
1864118640 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmax_f64:
18642- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32:
18643- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
18641+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32: {
1864418642 Intrinsic::ID IID;
1864518643 llvm::Type *ArgTy = llvm::Type::getDoubleTy(getLLVMContext());
1864618644 switch (BuiltinID) {
18647- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18648- ArgTy = llvm::FixedVectorType::get(
18649- llvm::Type::getHalfTy(getLLVMContext()), 2);
18650- IID = Intrinsic::amdgcn_global_atomic_fadd;
18651- break;
1865218645 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
1865318646 IID = Intrinsic::amdgcn_global_atomic_fmin;
1865418647 break;
@@ -18668,11 +18661,6 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1866818661 ArgTy = llvm::Type::getFloatTy(getLLVMContext());
1866918662 IID = Intrinsic::amdgcn_flat_atomic_fadd;
1867018663 break;
18671- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
18672- ArgTy = llvm::FixedVectorType::get(
18673- llvm::Type::getHalfTy(getLLVMContext()), 2);
18674- IID = Intrinsic::amdgcn_flat_atomic_fadd;
18675- break;
1867618664 }
1867718665 llvm::Value *Addr = EmitScalarExpr(E->getArg(0));
1867818666 llvm::Value *Val = EmitScalarExpr(E->getArg(1));
@@ -19065,7 +19053,9 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1906519053 case AMDGPU::BI__builtin_amdgcn_ds_fminf:
1906619054 case AMDGPU::BI__builtin_amdgcn_ds_fmaxf:
1906719055 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19068- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64: {
19056+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19057+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19058+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
1906919059 llvm::AtomicRMWInst::BinOp BinOp;
1907019060 switch (BuiltinID) {
1907119061 case AMDGPU::BI__builtin_amdgcn_atomic_inc32:
@@ -19083,6 +19073,8 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1908319073 case AMDGPU::BI__builtin_amdgcn_ds_atomic_fadd_v2bf16:
1908419074 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
1908519075 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19076+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19077+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
1908619078 BinOp = llvm::AtomicRMWInst::FAdd;
1908719079 break;
1908819080 case AMDGPU::BI__builtin_amdgcn_ds_fminf:
0 commit comments