We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6408bd7 commit a06cb9dCopy full SHA for a06cb9d
llvm/test/CodeGen/X86/basic-block-sections-code-prefetch.ll
@@ -7,6 +7,9 @@
7
; RUN: echo 't 1@0' >> %t
8
; RUN: echo 't 1@1' >> %t
9
; RUN: echo 't 2@1' >> %t
10
+; RUN: echo 'f _Z3barv' >> %t
11
+; RUN: echo 't 0@0' >> %t
12
+; RUN: echo 't 21@1' >> %t
13
;;
14
; RUN: llc < %s -mtriple=x86_64-pc-linux -asm-verbose=false -function-sections -basic-block-sections=%t | FileCheck %s
15
@@ -47,5 +50,12 @@ define i32 @_Z3foob(i1 zeroext %0) nounwind {
47
50
ret i32 %14
48
51
}
49
52
-declare i32 @_Z3barv() #1
53
+define weak i32 @_Z3barv() nounwind {
54
+ %1 = call i32 @_Z3bazv()
55
+ ret i32 %1
56
+; CHECK: _Z3barv:
57
+; CHECK-NEXT: .weak __llvm_prefetch_target__Z3barv_0_0
58
+; CHECK-NEXT: __llvm_prefetch_target__Z3barv_0_0:
59
+}
60
+
61
declare i32 @_Z3bazv() #1
0 commit comments