We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b7eb57e commit a29b2f7Copy full SHA for a29b2f7
llvm/lib/Target/Mips/MipsRegisterInfo.h
@@ -29,18 +29,6 @@ class MipsRegisterInfo : public MipsGenRegisterInfo {
29
const bool ArePtrs64bit;
30
31
public:
32
- enum class MipsPtrClass {
33
- /// The default register class for integer values.
34
- Default = 0,
35
- /// The subset of registers permitted in certain microMIPS instructions
36
- /// such as lw16.
37
- GPR16MM = 1,
38
- /// The stack pointer only.
39
- StackPointer = 2,
40
- /// The global pointer only.
41
- GlobalPointer = 3,
42
- };
43
-
44
explicit MipsRegisterInfo(const MipsSubtarget &STI);
45
46
/// Get PIC indirect call register
0 commit comments