Skip to content

Commit a3f6c43

Browse files
committed
[LV] Add test a low-trip count test without folding the tail.
Add a low trip count test that is currently vectorized but unprofitable, for #167858.
1 parent 1056584 commit a3f6c43

File tree

1 file changed

+124
-0
lines changed

1 file changed

+124
-0
lines changed

llvm/test/Transforms/LoopVectorize/X86/replicating-load-store-costs.ll

Lines changed: 124 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -563,6 +563,130 @@ exit:
563563
ret double %accum
564564
}
565565

566+
define double @test_load_used_by_other_load_scev_low_trip_count(ptr %ptr.a, ptr %ptr.b, ptr %ptr.c) {
567+
; I64-LABEL: define double @test_load_used_by_other_load_scev_low_trip_count(
568+
; I64-SAME: ptr [[PTR_A:%.*]], ptr [[PTR_B:%.*]], ptr [[PTR_C:%.*]]) {
569+
; I64-NEXT: [[ENTRY:.*]]:
570+
; I64-NEXT: br label %[[OUTER_LOOP:.*]]
571+
; I64: [[OUTER_LOOP_LOOPEXIT:.*]]:
572+
; I64-NEXT: br label %[[OUTER_LOOP]]
573+
; I64: [[OUTER_LOOP]]:
574+
; I64-NEXT: [[ACCUM:%.*]] = phi double [ 0.000000e+00, %[[ENTRY]] ], [ [[TMP29:%.*]], %[[OUTER_LOOP_LOOPEXIT]] ]
575+
; I64-NEXT: [[COND:%.*]] = call i1 @cond()
576+
; I64-NEXT: br i1 [[COND]], label %[[INNER_LOOP_PREHEADER:.*]], label %[[EXIT:.*]]
577+
; I64: [[INNER_LOOP_PREHEADER]]:
578+
; I64-NEXT: br label %[[VECTOR_PH:.*]]
579+
; I64: [[VECTOR_PH]]:
580+
; I64-NEXT: br label %[[VECTOR_BODY:.*]]
581+
; I64: [[VECTOR_BODY]]:
582+
; I64-NEXT: [[TMP0:%.*]] = add i64 0, 1
583+
; I64-NEXT: [[TMP1:%.*]] = add i64 1, 1
584+
; I64-NEXT: [[TMP2:%.*]] = getelementptr i8, ptr [[PTR_C]], i64 [[TMP0]]
585+
; I64-NEXT: [[TMP3:%.*]] = getelementptr i8, ptr [[PTR_C]], i64 [[TMP1]]
586+
; I64-NEXT: [[TMP4:%.*]] = getelementptr i64, ptr [[PTR_A]], i64 [[TMP0]]
587+
; I64-NEXT: [[TMP5:%.*]] = getelementptr i64, ptr [[PTR_A]], i64 [[TMP1]]
588+
; I64-NEXT: [[TMP6:%.*]] = load i64, ptr [[TMP4]], align 8
589+
; I64-NEXT: [[TMP7:%.*]] = load i64, ptr [[TMP5]], align 8
590+
; I64-NEXT: [[TMP8:%.*]] = getelementptr double, ptr [[PTR_B]], i64 [[TMP6]]
591+
; I64-NEXT: [[TMP9:%.*]] = getelementptr double, ptr [[PTR_B]], i64 [[TMP7]]
592+
; I64-NEXT: [[TMP10:%.*]] = load double, ptr [[PTR_A]], align 8
593+
; I64-NEXT: [[BROADCAST_SPLATINSERT:%.*]] = insertelement <2 x double> poison, double [[TMP10]], i64 0
594+
; I64-NEXT: [[BROADCAST_SPLAT:%.*]] = shufflevector <2 x double> [[BROADCAST_SPLATINSERT]], <2 x double> poison, <2 x i32> zeroinitializer
595+
; I64-NEXT: [[TMP11:%.*]] = fadd <2 x double> [[BROADCAST_SPLAT]], zeroinitializer
596+
; I64-NEXT: [[TMP12:%.*]] = getelementptr i8, ptr [[TMP2]], i64 8
597+
; I64-NEXT: [[TMP13:%.*]] = getelementptr i8, ptr [[TMP3]], i64 8
598+
; I64-NEXT: [[TMP14:%.*]] = load double, ptr [[TMP12]], align 8
599+
; I64-NEXT: [[TMP15:%.*]] = load double, ptr [[TMP13]], align 8
600+
; I64-NEXT: [[TMP16:%.*]] = insertelement <2 x double> poison, double [[TMP14]], i32 0
601+
; I64-NEXT: [[TMP17:%.*]] = insertelement <2 x double> [[TMP16]], double [[TMP15]], i32 1
602+
; I64-NEXT: [[TMP18:%.*]] = fmul <2 x double> [[TMP11]], zeroinitializer
603+
; I64-NEXT: [[BROADCAST_SPLATINSERT1:%.*]] = insertelement <2 x double> poison, double [[ACCUM]], i64 0
604+
; I64-NEXT: [[BROADCAST_SPLAT2:%.*]] = shufflevector <2 x double> [[BROADCAST_SPLATINSERT1]], <2 x double> poison, <2 x i32> zeroinitializer
605+
; I64-NEXT: [[TMP19:%.*]] = shufflevector <2 x double> [[BROADCAST_SPLAT2]], <2 x double> [[TMP18]], <2 x i32> <i32 1, i32 2>
606+
; I64-NEXT: [[TMP20:%.*]] = fmul <2 x double> [[TMP17]], zeroinitializer
607+
; I64-NEXT: [[TMP21:%.*]] = fadd <2 x double> [[TMP20]], zeroinitializer
608+
; I64-NEXT: [[TMP22:%.*]] = fadd <2 x double> [[TMP21]], splat (double 1.000000e+00)
609+
; I64-NEXT: [[TMP23:%.*]] = load double, ptr [[TMP8]], align 8
610+
; I64-NEXT: [[TMP24:%.*]] = load double, ptr [[TMP9]], align 8
611+
; I64-NEXT: [[TMP25:%.*]] = insertelement <2 x double> poison, double [[TMP23]], i32 0
612+
; I64-NEXT: [[TMP26:%.*]] = insertelement <2 x double> [[TMP25]], double [[TMP24]], i32 1
613+
; I64-NEXT: [[TMP27:%.*]] = fdiv <2 x double> [[TMP26]], [[TMP22]]
614+
; I64-NEXT: [[TMP28:%.*]] = fsub <2 x double> [[TMP19]], [[TMP27]]
615+
; I64-NEXT: br label %[[MIDDLE_BLOCK:.*]]
616+
; I64: [[MIDDLE_BLOCK]]:
617+
; I64-NEXT: [[TMP29]] = extractelement <2 x double> [[TMP28]], i32 1
618+
; I64-NEXT: br label %[[OUTER_LOOP_LOOPEXIT]]
619+
; I64: [[EXIT]]:
620+
; I64-NEXT: ret double [[ACCUM]]
621+
;
622+
; I32-LABEL: define double @test_load_used_by_other_load_scev_low_trip_count(
623+
; I32-SAME: ptr [[PTR_A:%.*]], ptr [[PTR_B:%.*]], ptr [[PTR_C:%.*]]) {
624+
; I32-NEXT: [[ENTRY:.*]]:
625+
; I32-NEXT: br label %[[OUTER_LOOP:.*]]
626+
; I32: [[OUTER_LOOP]]:
627+
; I32-NEXT: [[ACCUM:%.*]] = phi double [ 0.000000e+00, %[[ENTRY]] ], [ [[RESULT:%.*]], %[[INNER_LOOP:.*]] ]
628+
; I32-NEXT: [[COND:%.*]] = call i1 @cond()
629+
; I32-NEXT: br i1 [[COND]], label %[[INNER_LOOP]], label %[[EXIT:.*]]
630+
; I32: [[INNER_LOOP]]:
631+
; I32-NEXT: [[IV:%.*]] = phi i64 [ 0, %[[OUTER_LOOP]] ], [ [[IV_NEXT:%.*]], %[[INNER_LOOP]] ]
632+
; I32-NEXT: [[ACCUM_INNER:%.*]] = phi double [ [[ACCUM]], %[[OUTER_LOOP]] ], [ [[MUL1:%.*]], %[[INNER_LOOP]] ]
633+
; I32-NEXT: [[IDX_PLUS1:%.*]] = add i64 [[IV]], 1
634+
; I32-NEXT: [[GEP_C:%.*]] = getelementptr i8, ptr [[PTR_C]], i64 [[IDX_PLUS1]]
635+
; I32-NEXT: [[GEP_A_I64:%.*]] = getelementptr i64, ptr [[PTR_A]], i64 [[IDX_PLUS1]]
636+
; I32-NEXT: [[LOAD_IDX:%.*]] = load i64, ptr [[GEP_A_I64]], align 8
637+
; I32-NEXT: [[GEP_B:%.*]] = getelementptr double, ptr [[PTR_B]], i64 [[LOAD_IDX]]
638+
; I32-NEXT: [[LOAD_A:%.*]] = load double, ptr [[PTR_A]], align 8
639+
; I32-NEXT: [[ADD1:%.*]] = fadd double [[LOAD_A]], 0.000000e+00
640+
; I32-NEXT: [[GEP_C_OFFSET:%.*]] = getelementptr i8, ptr [[GEP_C]], i64 8
641+
; I32-NEXT: [[LOAD_C:%.*]] = load double, ptr [[GEP_C_OFFSET]], align 8
642+
; I32-NEXT: [[MUL1]] = fmul double [[ADD1]], 0.000000e+00
643+
; I32-NEXT: [[MUL2:%.*]] = fmul double [[LOAD_C]], 0.000000e+00
644+
; I32-NEXT: [[ADD2:%.*]] = fadd double [[MUL2]], 0.000000e+00
645+
; I32-NEXT: [[ADD3:%.*]] = fadd double [[ADD2]], 1.000000e+00
646+
; I32-NEXT: [[LOAD_B:%.*]] = load double, ptr [[GEP_B]], align 8
647+
; I32-NEXT: [[DIV:%.*]] = fdiv double [[LOAD_B]], [[ADD3]]
648+
; I32-NEXT: [[RESULT]] = fsub double [[ACCUM_INNER]], [[DIV]]
649+
; I32-NEXT: [[IV_NEXT]] = add i64 [[IV]], 1
650+
; I32-NEXT: [[EXITCOND:%.*]] = icmp eq i64 [[IV]], 1
651+
; I32-NEXT: br i1 [[EXITCOND]], label %[[OUTER_LOOP]], label %[[INNER_LOOP]]
652+
; I32: [[EXIT]]:
653+
; I32-NEXT: ret double [[ACCUM]]
654+
;
655+
entry:
656+
br label %outer.loop
657+
658+
outer.loop:
659+
%accum = phi double [ 0.0, %entry ], [ %result, %inner.loop ]
660+
%cond = call i1 @cond()
661+
br i1 %cond, label %inner.loop, label %exit
662+
663+
inner.loop:
664+
%iv = phi i64 [ 0, %outer.loop ], [ %iv.next, %inner.loop ]
665+
%accum.inner = phi double [ %accum, %outer.loop ], [ %mul1, %inner.loop ]
666+
%idx.plus1 = add i64 %iv, 1
667+
%gep.c = getelementptr i8, ptr %ptr.c, i64 %idx.plus1
668+
%gep.a.i64 = getelementptr i64, ptr %ptr.a, i64 %idx.plus1
669+
%load.idx = load i64, ptr %gep.a.i64, align 8
670+
%gep.b = getelementptr double, ptr %ptr.b, i64 %load.idx
671+
%load.a = load double, ptr %ptr.a, align 8
672+
%add1 = fadd double %load.a, 0.000000e+00
673+
%gep.c.offset = getelementptr i8, ptr %gep.c, i64 8
674+
%load.c = load double, ptr %gep.c.offset, align 8
675+
%mul1 = fmul double %add1, 0.000000e+00
676+
%mul2 = fmul double %load.c, 0.000000e+00
677+
%add2 = fadd double %mul2, 0.000000e+00
678+
%add3 = fadd double %add2, 1.000000e+00
679+
%load.b = load double, ptr %gep.b, align 8
680+
%div = fdiv double %load.b, %add3
681+
%result = fsub double %accum.inner, %div
682+
%iv.next = add i64 %iv, 1
683+
%exitcond = icmp eq i64 %iv, 1
684+
br i1 %exitcond, label %outer.loop, label %inner.loop
685+
686+
exit:
687+
ret double %accum
688+
}
689+
566690
define void @loaded_address_used_by_load_through_blend(i64 %start, ptr noalias %src, ptr noalias %src.2, ptr noalias %dst) #0 {
567691
; I64-LABEL: define void @loaded_address_used_by_load_through_blend(
568692
; I64-SAME: i64 [[START:%.*]], ptr noalias [[SRC:%.*]], ptr noalias [[SRC_2:%.*]], ptr noalias [[DST:%.*]]) #[[ATTR0]] {

0 commit comments

Comments
 (0)