Skip to content

Commit a63de67

Browse files
Prince781Prince781
committed
[NVPTX] handle more cases for loads and stores
Split unaligned stores and loads of v2f32. Add DAGCombiner rules for: - target-independent stores that store a v2f32 BUILD_VECTOR. We scalarize the value and rewrite the store Fix test cases.
1 parent 52b65cf commit a63de67

File tree

5 files changed

+52
-25
lines changed

5 files changed

+52
-25
lines changed

‎llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp‎

Lines changed: 42 additions & 14 deletions
Original file line numberDiff line numberDiff line change
@@ -829,7 +829,7 @@ NVPTXTargetLowering::NVPTXTargetLowering(const NVPTXTargetMachine &TM,
829829
setTargetDAGCombine({ISD::ADD, ISD::AND, ISD::EXTRACT_VECTOR_ELT, ISD::FADD,
830830
ISD::MUL, ISD::SHL, ISD::SREM, ISD::UREM, ISD::VSELECT,
831831
ISD::BUILD_VECTOR, ISD::ADDRSPACECAST, ISD::FP_ROUND,
832-
ISD::TRUNCATE, ISD::LOAD, ISD::BITCAST});
832+
ISD::TRUNCATE, ISD::LOAD, ISD::STORE, ISD::BITCAST});
833833

834834
// setcc for f16x2 and bf16x2 needs special handling to prevent
835835
// legalizer's attempt to scalarize it due to v2i1 not being legal.
@@ -3143,10 +3143,10 @@ SDValue NVPTXTargetLowering::LowerLOAD(SDValue Op, SelectionDAG &DAG) const {
31433143
if (Op.getValueType() == MVT::i1)
31443144
return LowerLOADi1(Op, DAG);
31453145

3146-
// v2f16/v2bf16/v2i16/v4i8 are legal, so we can't rely on legalizer to handle
3147-
// unaligned loads and have to handle it here.
3146+
// v2f16/v2bf16/v2i16/v4i8/v2f32 are legal, so we can't rely on legalizer to
3147+
// handle unaligned loads and have to handle it here.
31483148
EVT VT = Op.getValueType();
3149-
if (Isv2x16VT(VT) || VT == MVT::v4i8) {
3149+
if (Isv2x16VT(VT) || VT == MVT::v4i8 || VT == MVT::v2f32) {
31503150
LoadSDNode *Load = cast<LoadSDNode>(Op);
31513151
EVT MemVT = Load->getMemoryVT();
31523152
if (!allowsMemoryAccessForAlignment(*DAG.getContext(), DAG.getDataLayout(),
@@ -3190,22 +3190,22 @@ SDValue NVPTXTargetLowering::LowerSTORE(SDValue Op, SelectionDAG &DAG) const {
31903190
if (VT == MVT::i1)
31913191
return LowerSTOREi1(Op, DAG);
31923192

3193-
// v2f16 is legal, so we can't rely on legalizer to handle unaligned
3194-
// stores and have to handle it here.
3195-
if ((Isv2x16VT(VT) || VT == MVT::v4i8) &&
3193+
// v2f16/v2bf16/v2i16/v4i8/v2f32 are legal, so we can't rely on legalizer to
3194+
// handle unaligned stores and have to handle it here.
3195+
if ((Isv2x16VT(VT) || VT == MVT::v4i8 || VT == MVT::v2f32) &&
31963196
!allowsMemoryAccessForAlignment(*DAG.getContext(), DAG.getDataLayout(),
31973197
VT, *Store->getMemOperand()))
31983198
return expandUnalignedStore(Store, DAG);
31993199

3200-
// v2f16, v2bf16 and v2i16 don't need special handling.
3201-
if (Isv2x16VT(VT) || VT == MVT::v4i8)
3200+
// v2f16/v2bf16/v2i16/v4i8/v2f32 don't need special handling.
3201+
if (Isv2x16VT(VT) || VT == MVT::v4i8 || VT == MVT::v2f32)
32023202
return SDValue();
32033203

32043204
return LowerSTOREVector(Op, DAG);
32053205
}
32063206

3207-
SDValue
3208-
NVPTXTargetLowering::LowerSTOREVector(SDValue Op, SelectionDAG &DAG) const {
3207+
static SDValue convertVectorStore(SDValue Op, SelectionDAG &DAG,
3208+
const SmallVectorImpl<SDValue> &Elements) {
32093209
MemSDNode *N = cast<MemSDNode>(Op.getNode());
32103210
SDValue Val = N->getOperand(1);
32113211
SDLoc DL(N);
@@ -3266,6 +3266,8 @@ NVPTXTargetLowering::LowerSTOREVector(SDValue Op, SelectionDAG &DAG) const {
32663266
NumEltsPerSubVector);
32673267
Ops.push_back(DAG.getBuildVector(EltVT, DL, SubVectorElts));
32683268
}
3269+
} else if (!Elements.empty()) {
3270+
Ops.insert(Ops.end(), Elements.begin(), Elements.end());
32693271
} else {
32703272
SDValue V = DAG.getBitcast(MVT::getVectorVT(EltVT, NumElts), Val);
32713273
for (const unsigned I : llvm::seq(NumElts)) {
@@ -3289,10 +3291,19 @@ NVPTXTargetLowering::LowerSTOREVector(SDValue Op, SelectionDAG &DAG) const {
32893291
DAG.getMemIntrinsicNode(Opcode, DL, DAG.getVTList(MVT::Other), Ops,
32903292
N->getMemoryVT(), N->getMemOperand());
32913293

3292-
// return DCI.CombineTo(N, NewSt, true);
32933294
return NewSt;
32943295
}
32953296

3297+
// Default variant where we don't pass in elements.
3298+
static SDValue convertVectorStore(SDValue Op, SelectionDAG &DAG) {
3299+
return convertVectorStore(Op, DAG, SmallVector<SDValue>{});
3300+
}
3301+
3302+
SDValue NVPTXTargetLowering::LowerSTOREVector(SDValue Op,
3303+
SelectionDAG &DAG) const {
3304+
return convertVectorStore(Op, DAG);
3305+
}
3306+
32963307
// st i1 v, addr
32973308
// =>
32983309
// v1 = zxt v to i16
@@ -5413,6 +5424,9 @@ static SDValue PerformStoreCombineHelper(SDNode *N,
54135424
// -->
54145425
// StoreRetvalV2 {a, b}
54155426
// likewise for V2 -> V4 case
5427+
//
5428+
// We also handle target-independent stores, which require us to first
5429+
// convert to StoreV2.
54165430

54175431
std::optional<NVPTXISD::NodeType> NewOpcode;
54185432
switch (N->getOpcode()) {
@@ -5438,8 +5452,8 @@ static SDValue PerformStoreCombineHelper(SDNode *N,
54385452
SDValue CurrentOp = N->getOperand(I);
54395453
if (CurrentOp->getOpcode() == ISD::BUILD_VECTOR) {
54405454
assert(CurrentOp.getValueType() == MVT::v2f32);
5441-
NewOps.push_back(CurrentOp.getNode()->getOperand(0));
5442-
NewOps.push_back(CurrentOp.getNode()->getOperand(1));
5455+
NewOps.push_back(CurrentOp.getOperand(0));
5456+
NewOps.push_back(CurrentOp.getOperand(1));
54435457
} else {
54445458
NewOps.clear();
54455459
break;
@@ -6210,6 +6224,18 @@ static SDValue PerformBITCASTCombine(SDNode *N,
62106224
return SDValue();
62116225
}
62126226

6227+
static SDValue PerformStoreCombine(SDNode *N,
6228+
TargetLowering::DAGCombinerInfo &DCI) {
6229+
// check if the store'd value can be scalarized
6230+
SDValue StoredVal = N->getOperand(1);
6231+
if (StoredVal.getValueType() == MVT::v2f32 &&
6232+
StoredVal.getOpcode() == ISD::BUILD_VECTOR) {
6233+
SmallVector<SDValue> Elements(StoredVal->op_values());
6234+
return convertVectorStore(SDValue(N, 0), DCI.DAG, Elements);
6235+
}
6236+
return SDValue();
6237+
}
6238+
62136239
SDValue NVPTXTargetLowering::PerformDAGCombine(SDNode *N,
62146240
DAGCombinerInfo &DCI) const {
62156241
CodeGenOptLevel OptLevel = getTargetMachine().getOptLevel();
@@ -6239,6 +6265,8 @@ SDValue NVPTXTargetLowering::PerformDAGCombine(SDNode *N,
62396265
case NVPTXISD::LoadParam:
62406266
case NVPTXISD::LoadParamV2:
62416267
return PerformLoadCombine(N, DCI);
6268+
case ISD::STORE:
6269+
return PerformStoreCombine(N, DCI);
62426270
case NVPTXISD::StoreParam:
62436271
case NVPTXISD::StoreParamV2:
62446272
case NVPTXISD::StoreParamV4:

‎llvm/test/CodeGen/NVPTX/aggregate-return.ll‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -10,9 +10,9 @@ define void @test_v2f32(<2 x float> %input, ptr %output) {
1010
; CHECK-LABEL: @test_v2f32
1111
%call = tail call <2 x float> @barv(<2 x float> %input)
1212
; CHECK: .param .align 8 .b8 retval0[8];
13-
; CHECK: ld.param.v2.f32 {[[E0:%f[0-9]+]], [[E1:%f[0-9]+]]}, [retval0];
13+
; CHECK: ld.param.b64 [[E0_1:%rd[0-9]+]], [retval0];
1414
store <2 x float> %call, ptr %output, align 8
15-
; CHECK: st.v2.f32 [{{%rd[0-9]+}}], {[[E0]], [[E1]]}
15+
; CHECK: st.b64 [{{%rd[0-9]+}}], [[E0_1]]
1616
ret void
1717
}
1818

‎llvm/test/CodeGen/NVPTX/f32x2-instructions.ll‎

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -512,14 +512,13 @@ define <2 x float> @test_frem_ftz(<2 x float> %a, <2 x float> %b) #2 {
512512
define void @test_ldst_v2f32(ptr %a, ptr %b) #0 {
513513
; CHECK-LABEL: test_ldst_v2f32(
514514
; CHECK: {
515-
; CHECK-NEXT: .reg .f32 %f<3>;
516-
; CHECK-NEXT: .reg .b64 %rd<3>;
515+
; CHECK-NEXT: .reg .b64 %rd<4>;
517516
; CHECK-EMPTY:
518517
; CHECK-NEXT: // %bb.0:
519518
; CHECK-NEXT: ld.param.u64 %rd2, [test_ldst_v2f32_param_1];
520519
; CHECK-NEXT: ld.param.u64 %rd1, [test_ldst_v2f32_param_0];
521-
; CHECK-NEXT: ld.v2.f32 {%f1, %f2}, [%rd1];
522-
; CHECK-NEXT: st.v2.f32 [%rd2], {%f1, %f2};
520+
; CHECK-NEXT: ld.b64 %rd3, [%rd1];
521+
; CHECK-NEXT: st.b64 [%rd2], %rd3;
523522
; CHECK-NEXT: ret;
524523
%t1 = load <2 x float>, ptr %a
525524
store <2 x float> %t1, ptr %b, align 32

‎llvm/test/CodeGen/NVPTX/load-with-non-coherent-cache.ll‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -108,9 +108,9 @@ define ptx_kernel void @foo10(ptr noalias readonly %from, ptr %to) {
108108
}
109109

110110
; SM20-LABEL: .visible .entry foo11(
111-
; SM20: ld.global.v2.f32
111+
; SM20: ld.global.b64
112112
; SM35-LABEL: .visible .entry foo11(
113-
; SM35: ld.global.nc.v2.f32
113+
; SM35: ld.global.nc.b64
114114
define ptx_kernel void @foo11(ptr noalias readonly %from, ptr %to) {
115115
%1 = load <2 x float>, ptr %from
116116
store <2 x float> %1, ptr %to

‎llvm/test/CodeGen/NVPTX/misaligned-vector-ldst.ll‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -18,15 +18,15 @@ define <4 x float> @t1(ptr %p1) {
1818
define <4 x float> @t2(ptr %p1) {
1919
; CHECK-NOT: ld.v4
2020
; CHECK-NOT: ld.v2
21-
; CHECK: ld.f32
21+
; CHECK: ld.u32
2222
%r = load <4 x float>, ptr %p1, align 4
2323
ret <4 x float> %r
2424
}
2525

2626
; CHECK-LABEL: t3
2727
define <4 x float> @t3(ptr %p1) {
2828
; CHECK-NOT: ld.v4
29-
; CHECK: ld.v2
29+
; CHECK: ld.b64
3030
%r = load <4 x float>, ptr %p1, align 8
3131
ret <4 x float> %r
3232
}
@@ -111,7 +111,7 @@ define void @s1(ptr %p1, <4 x float> %v) {
111111
define void @s2(ptr %p1, <4 x float> %v) {
112112
; CHECK-NOT: st.v4
113113
; CHECK-NOT: st.v2
114-
; CHECK: st.f32
114+
; CHECK: st.u32
115115
store <4 x float> %v, ptr %p1, align 4
116116
ret void
117117
}

0 commit comments

Comments
 (0)