File tree Expand file tree Collapse file tree 1 file changed +1
-1
lines changed
Expand file tree Collapse file tree 1 file changed +1
-1
lines changed Original file line number Diff line number Diff line change @@ -1098,7 +1098,6 @@ bool AArch64RegisterInfo::getRegAllocationHints(
10981098 Register VirtReg, ArrayRef<MCPhysReg> Order,
10991099 SmallVectorImpl<MCPhysReg> &Hints, const MachineFunction &MF,
11001100 const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const {
1101- const MachineRegisterInfo &MRI = MF.getRegInfo ();
11021101
11031102 auto &ST = MF.getSubtarget <AArch64Subtarget>();
11041103 if (!ST.hasSME () || !ST.isStreaming ())
@@ -1113,6 +1112,7 @@ bool AArch64RegisterInfo::getRegAllocationHints(
11131112 // FORM_TRANSPOSED_REG_TUPLE pseudo, we want to favour reducing copy
11141113 // instructions over reducing the number of clobbered callee-save registers,
11151114 // so we add the strided registers as a hint.
1115+ const MachineRegisterInfo &MRI = MF.getRegInfo ();
11161116 unsigned RegID = MRI.getRegClass (VirtReg)->getID ();
11171117 if (RegID == AArch64::ZPR2StridedOrContiguousRegClassID ||
11181118 RegID == AArch64::ZPR4StridedOrContiguousRegClassID) {
You can’t perform that action at this time.
0 commit comments